� ���8�x('�@ti,omap3-beagleti,omap3 +7TI OMAP3 BeagleBoardchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000 d/connector0 m/connector1cpus+cpu@0arm,cortex-a8vcpu���cpu���(��H��Аg8� O�dp`� '��p�pmu@54000000arm,cortex-a8-pmu�T���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-bus� + � pinmux@30 ti,omap3-padconfpinctrl-single�08+��3�Pdefault^h�pinmux_hsusb2_pins0p� � � � � � hpinmux_uart3_pinspnAph�pinmux_tfp410_pinsp�h pinmux_dss_dpi_pins�p����������������������������h�pinmux_twl4030_pinsp�Ah�scm_conf@270sysconsimple-bus�p0+ �p0hpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-��h�clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock���hh mcbsp5_fck�ti,composite-clock� h�mcbsp1_mux_fck@4�ti,composite-mux-clock���h mcbsp1_fck�ti,composite-clock� h�mcbsp2_mux_fck@4�ti,composite-mux-clock� ��hmcbsp2_fck�ti,composite-clock� h�mcbsp3_mux_fck@68�ti,composite-mux-clock� �hhmcbsp3_fck�ti,composite-clock�h�mcbsp4_mux_fck@68�ti,composite-mux-clock� ��hhmcbsp4_fck�ti,composite-clock�h�clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+��3�pinmux_gpio1_pinspAh�pinmux_twl4030_vpins ph�aes@480c5000 ti,omap3-aes�aes�H PP��AB�txrxprm@48306000 ti,omap3-prm�H0`@� clocks+virt_16_8m_ck� fixed-clock�Yhosc_sys_ck@d40� ti,mux-clock�� @hsys_ck@1270�ti,divider-clock���phsys_clkout1@d70�ti,gate-clock�� p�dpll3_x2_ck�fixed-factor-clock�%0dpll3_m2x2_ck�fixed-factor-clock�%0hdpll4_x2_ck�fixed-factor-clock�%0corex2_fck�fixed-factor-clock�%0h wkup_l4_ick�fixed-factor-clock�%0hOcorex2_d3_fck�fixed-factor-clock� %0h�corex2_d5_fck�fixed-factor-clock� %0h�clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clock�omap_32k_fck� fixed-clock��hAvirt_12m_ck� fixed-clock��hvirt_13m_ck� fixed-clock��]@hvirt_19200000_ck� fixed-clock�$�hvirt_26000000_ck� fixed-clock����hvirt_38_4m_ck� fixed-clock�I�hdpll4_ck@d00�ti,omap3-dpll-per-clock�� D 0hdpll4_m2_ck@d48�ti,divider-clock�?� Hh!dpll4_m2x2_mul_ck�fixed-factor-clock�!%0h"dpll4_m2x2_ck@d00�ti,gate-clock�"�� :h#omap_96m_alwon_fck�fixed-factor-clock�#%0h*dpll3_ck@d00�ti,omap3-dpll-core-clock�� @ 0hdpll3_m3_ck@1140�ti,divider-clock���@h$dpll3_m3x2_mul_ck�fixed-factor-clock�$%0h%dpll3_m3x2_ck@d00�ti,gate-clock�%� � :h&emu_core_alwon_ck�fixed-factor-clock�&%0hcsys_altclk� fixed-clock�h/mcbsp_clks� fixed-clock�hdpll3_m2_ck@d40�ti,divider-clock��� @hcore_ck�fixed-factor-clock�%0h'dpll1_fck@940�ti,divider-clock�'�� @h(dpll1_ck@904�ti,omap3-dpll-clock�(�  $ @ 4hdpll1_x2_ck�fixed-factor-clock�%0h)dpll1_x2m2_ck@944�ti,divider-clock�)� Dh=cm_96m_fck�fixed-factor-clock�*%0h+omap_96m_fck@d40� ti,mux-clock�+�� @hFdpll4_m3_ck@e40�ti,divider-clock�� �@h,dpll4_m3x2_mul_ck�fixed-factor-clock�,%0h-dpll4_m3x2_ck@d00�ti,gate-clock�-�� :h.omap_54m_fck@d40� ti,mux-clock�./�� @h9cm_96m_d2_fck�fixed-factor-clock�+%0h0omap_48m_fck@d40� ti,mux-clock�0/�� @h1omap_12m_fck�fixed-factor-clock�1%0hHdpll4_m4_ck@e40�ti,divider-clock� �@h2dpll4_m4x2_mul_ck�ti,fixed-factor-clock�2P^kh3dpll4_m4x2_ck@d00�ti,gate-clock�3�� :kh�dpll4_m5_ck@f40�ti,divider-clock�?�@h4dpll4_m5x2_mul_ck�ti,fixed-factor-clock�4P^kh5dpll4_m5x2_ck@d00�ti,gate-clock�5�� :khkdpll4_m6_ck@1140�ti,divider-clock��?�@h6dpll4_m6x2_mul_ck�fixed-factor-clock�6%0h7dpll4_m6x2_ck@d00�ti,gate-clock�7�� :h8emu_per_alwon_ck�fixed-factor-clock�8%0hdclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock�'�� ph:clkout2_src_mux_ck@d70�ti,composite-mux-clock�'+9� ph;clkout2_src_ck�ti,composite-clock�:;h<sys_clkout2@d70�ti,divider-clock�<�@� p~mpu_ck�fixed-factor-clock�=%0h>arm_fck@924�ti,divider-clock�>� $emu_mpu_alwon_ck�fixed-factor-clock�>%0hel3_ick@a40�ti,divider-clock�'� @h?l4_ick@a40�ti,divider-clock�?�� @h@rm_ick@c40�ti,divider-clock�@�� @gpt10_gate_fck@a00�ti,composite-gate-clock�� � hBgpt10_mux_fck@a40�ti,composite-mux-clock�A�� @hCgpt10_fck�ti,composite-clock�BCgpt11_gate_fck@a00�ti,composite-gate-clock�� � hDgpt11_mux_fck@a40�ti,composite-mux-clock�A�� @hEgpt11_fck�ti,composite-clock�DEcore_96m_fck�fixed-factor-clock�F%0hmmchs2_fck@a00�ti,wait-gate-clock�� �h�mmchs1_fck@a00�ti,wait-gate-clock�� �h�i2c3_fck@a00�ti,wait-gate-clock�� �h�i2c2_fck@a00�ti,wait-gate-clock�� �h�i2c1_fck@a00�ti,wait-gate-clock�� �h�mcbsp5_gate_fck@a00�ti,composite-gate-clock�� � hmcbsp1_gate_fck@a00�ti,composite-gate-clock�� � h core_48m_fck�fixed-factor-clock�1%0hGmcspi4_fck@a00�ti,wait-gate-clock�G� �h�mcspi3_fck@a00�ti,wait-gate-clock�G� �h�mcspi2_fck@a00�ti,wait-gate-clock�G� �h�mcspi1_fck@a00�ti,wait-gate-clock�G� �h�uart2_fck@a00�ti,wait-gate-clock�G� �h�uart1_fck@a00�ti,wait-gate-clock�G� � h�core_12m_fck�fixed-factor-clock�H%0hIhdq_fck@a00�ti,wait-gate-clock�I� �h�core_l3_ick�fixed-factor-clock�?%0hJsdrc_ick@a10�ti,wait-gate-clock�J� �h�gpmc_fck�fixed-factor-clock�J%0core_l4_ick�fixed-factor-clock�@%0hKmmchs2_ick@a10�ti,omap3-interface-clock�K� �h�mmchs1_ick@a10�ti,omap3-interface-clock�K� �h�hdq_ick@a10�ti,omap3-interface-clock�K� �h�mcspi4_ick@a10�ti,omap3-interface-clock�K� �h�mcspi3_ick@a10�ti,omap3-interface-clock�K� �h�mcspi2_ick@a10�ti,omap3-interface-clock�K� �h�mcspi1_ick@a10�ti,omap3-interface-clock�K� �h�i2c3_ick@a10�ti,omap3-interface-clock�K� �h�i2c2_ick@a10�ti,omap3-interface-clock�K� �h�i2c1_ick@a10�ti,omap3-interface-clock�K� �h�uart2_ick@a10�ti,omap3-interface-clock�K� �h�uart1_ick@a10�ti,omap3-interface-clock�K� � h�gpt11_ick@a10�ti,omap3-interface-clock�K� � h�gpt10_ick@a10�ti,omap3-interface-clock�K� � h�mcbsp5_ick@a10�ti,omap3-interface-clock�K� � h�mcbsp1_ick@a10�ti,omap3-interface-clock�K� � h�omapctrl_ick@a10�ti,omap3-interface-clock�K� �h�dss_tv_fck@e00�ti,gate-clock�9��h�dss_96m_fck@e00�ti,gate-clock�F��h�dss2_alwon_fck@e00�ti,gate-clock���h�dummy_ck� fixed-clock�gpt1_gate_fck@c00�ti,composite-gate-clock��� hLgpt1_mux_fck@c40�ti,composite-mux-clock�A� @hMgpt1_fck�ti,composite-clock�LMaes2_ick@a10�ti,omap3-interface-clock�K�� h�wkup_32k_fck�fixed-factor-clock�A%0hNgpio1_dbck@c00�ti,gate-clock�N� �h�sha12_ick@a10�ti,omap3-interface-clock�K� �h�wdt2_fck@c00�ti,wait-gate-clock�N� �h�wdt2_ick@c10�ti,omap3-interface-clock�O� �h�wdt1_ick@c10�ti,omap3-interface-clock�O� �h�gpio1_ick@c10�ti,omap3-interface-clock�O� �h�omap_32ksync_ick@c10�ti,omap3-interface-clock�O� �h�gpt12_ick@c10�ti,omap3-interface-clock�O� �h�gpt1_ick@c10�ti,omap3-interface-clock�O� �h�per_96m_fck�fixed-factor-clock�*%0h per_48m_fck�fixed-factor-clock�1%0hPuart3_fck@1000�ti,wait-gate-clock�P�� h�gpt2_gate_fck@1000�ti,composite-gate-clock���hQgpt2_mux_fck@1040�ti,composite-mux-clock�A�@hRgpt2_fck�ti,composite-clock�QRgpt3_gate_fck@1000�ti,composite-gate-clock���hSgpt3_mux_fck@1040�ti,composite-mux-clock�A��@hTgpt3_fck�ti,composite-clock�STgpt4_gate_fck@1000�ti,composite-gate-clock���hUgpt4_mux_fck@1040�ti,composite-mux-clock�A��@hVgpt4_fck�ti,composite-clock�UVgpt5_gate_fck@1000�ti,composite-gate-clock���hWgpt5_mux_fck@1040�ti,composite-mux-clock�A��@hXgpt5_fck�ti,composite-clock�WXgpt6_gate_fck@1000�ti,composite-gate-clock���hYgpt6_mux_fck@1040�ti,composite-mux-clock�A��@hZgpt6_fck�ti,composite-clock�YZgpt7_gate_fck@1000�ti,composite-gate-clock���h[gpt7_mux_fck@1040�ti,composite-mux-clock�A��@h\gpt7_fck�ti,composite-clock�[\gpt8_gate_fck@1000�ti,composite-gate-clock�� �h]gpt8_mux_fck@1040�ti,composite-mux-clock�A��@h^gpt8_fck�ti,composite-clock�]^gpt9_gate_fck@1000�ti,composite-gate-clock�� �h_gpt9_mux_fck@1040�ti,composite-mux-clock�A��@h`gpt9_fck�ti,composite-clock�_`per_32k_alwon_fck�fixed-factor-clock�A%0hagpio6_dbck@1000�ti,gate-clock�a��h�gpio5_dbck@1000�ti,gate-clock�a��h�gpio4_dbck@1000�ti,gate-clock�a��h�gpio3_dbck@1000�ti,gate-clock�a��h�gpio2_dbck@1000�ti,gate-clock�a�� h�wdt3_fck@1000�ti,wait-gate-clock�a�� h�per_l4_ick�fixed-factor-clock�@%0hbgpio6_ick@1010�ti,omap3-interface-clock�b��h�gpio5_ick@1010�ti,omap3-interface-clock�b��h�gpio4_ick@1010�ti,omap3-interface-clock�b��h�gpio3_ick@1010�ti,omap3-interface-clock�b��h�gpio2_ick@1010�ti,omap3-interface-clock�b�� h�wdt3_ick@1010�ti,omap3-interface-clock�b�� h�uart3_ick@1010�ti,omap3-interface-clock�b�� h�uart4_ick@1010�ti,omap3-interface-clock�b��h�gpt9_ick@1010�ti,omap3-interface-clock�b�� h�gpt8_ick@1010�ti,omap3-interface-clock�b�� h�gpt7_ick@1010�ti,omap3-interface-clock�b��h�gpt6_ick@1010�ti,omap3-interface-clock�b��h�gpt5_ick@1010�ti,omap3-interface-clock�b��h�gpt4_ick@1010�ti,omap3-interface-clock�b��h�gpt3_ick@1010�ti,omap3-interface-clock�b��h�gpt2_ick@1010�ti,omap3-interface-clock�b��h�mcbsp2_ick@1010�ti,omap3-interface-clock�b��h�mcbsp3_ick@1010�ti,omap3-interface-clock�b��h�mcbsp4_ick@1010�ti,omap3-interface-clock�b��h�mcbsp2_gate_fck@1000�ti,composite-gate-clock���h mcbsp3_gate_fck@1000�ti,composite-gate-clock���hmcbsp4_gate_fck@1000�ti,composite-gate-clock���hemu_src_mux_ck@1140� ti,mux-clock�cde�@hfemu_src_ck�ti,clkdm-gate-clock�fhgpclk_fck@1140�ti,divider-clock�g��@pclkx2_fck@1140�ti,divider-clock�g��@atclk_fck@1140�ti,divider-clock�g��@traceclk_src_fck@1140� ti,mux-clock�cde��@hhtraceclk_fck@1140�ti,divider-clock�h� �@secure_32k_fck� fixed-clock��higpt12_fck�fixed-factor-clock�i%0wdt1_fck�fixed-factor-clock�i%0security_l4_ick2�fixed-factor-clock�@%0hjaes1_ick@a14�ti,omap3-interface-clock�j�� rng_ick@a14�ti,omap3-interface-clock�j� �sha11_ick@a14�ti,omap3-interface-clock�j� �des1_ick@a14�ti,omap3-interface-clock�j� �cam_mclk@f00�ti,gate-clock�k��kcam_ick@f10�!ti,omap3-no-wait-interface-clock�@��h�csi2_96m_fck@f00�ti,gate-clock���h�security_l3_ick�fixed-factor-clock�?%0hlpka_ick@a14�ti,omap3-interface-clock�l� �icr_ick@a10�ti,omap3-interface-clock�K� �des2_ick@a10�ti,omap3-interface-clock�K� �mspro_ick@a10�ti,omap3-interface-clock�K� �mailboxes_ick@a10�ti,omap3-interface-clock�K� �ssi_l4_ick�fixed-factor-clock�@%0hssr1_fck@c00�ti,wait-gate-clock�� �hsr2_fck@c00�ti,wait-gate-clock�� �hsr_l4_ick�fixed-factor-clock�@%0dpll2_fck@40�ti,divider-clock�'��@hmdpll2_ck@4�ti,omap3-dpll-clock�m�$@4���hndpll2_m2_ck@44�ti,divider-clock�n�Dhoiva2_ck@0�ti,wait-gate-clock�o��h�modem_fck@a00�ti,omap3-interface-clock�� �h�sad2d_ick@a10�ti,omap3-interface-clock�?� �h�mad2d_ick@a18�ti,omap3-interface-clock�?� �h�mspro_fck@a00�ti,wait-gate-clock�� �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock� �� hpssi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock� �� @$�hqssi_ssr_fck_3430es2�ti,composite-clock�pqhrssi_sst_fck_3430es2�fixed-factor-clock�r%0h�hsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock�J� �h�ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock�s� �h�usim_gate_fck@c00�ti,composite-gate-clock�F� � h~sys_d2_ck�fixed-factor-clock�%0huomap_96m_d2_fck�fixed-factor-clock�F%0hvomap_96m_d4_fck�fixed-factor-clock�F%0hwomap_96m_d8_fck�fixed-factor-clock�F%0hxomap_96m_d10_fck�fixed-factor-clock�F%0 hydpll5_m2_d4_ck�fixed-factor-clock�t%0hzdpll5_m2_d8_ck�fixed-factor-clock�t%0h{dpll5_m2_d16_ck�fixed-factor-clock�t%0h|dpll5_m2_d20_ck�fixed-factor-clock�t%0h}usim_mux_fck@c40�ti,composite-mux-clock(�uvwxyz{|}�� @husim_fck�ti,composite-clock�~usim_ick@c10�ti,omap3-interface-clock�O� � h�dpll5_ck@d04�ti,omap3-dpll-clock��  $ L 4��h�dpll5_m2_ck@d50�ti,divider-clock��� Phtsgx_gate_fck@b00�ti,composite-gate-clock�'�� h�core_d3_ck�fixed-factor-clock�'%0h�core_d4_ck�fixed-factor-clock�'%0h�core_d6_ck�fixed-factor-clock�'%0h�omap_192m_alwon_fck�fixed-factor-clock�#%0h�core_d2_ck�fixed-factor-clock�'%0h�sgx_mux_fck@b40�ti,composite-mux-clock ����+����� @h�sgx_fck�ti,composite-clock���sgx_ick@b10�ti,wait-gate-clock�?� �h�cpefuse_fck@a08�ti,gate-clock�� �h�ts_fck@a08�ti,gate-clock�A� �h�usbtll_fck@a08�ti,wait-gate-clock�t� �h�usbtll_ick@a18�ti,omap3-interface-clock�K� �h�mmchs3_ick@a10�ti,omap3-interface-clock�K� �h�mmchs3_fck@a00�ti,wait-gate-clock�� �h�dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock����kh�dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�@��h�usbhost_120m_fck@1400�ti,gate-clock�t��h�usbhost_48m_fck@1400�ti,dss-gate-clock�1��h�usbhost_ick@1410�ti,omap3-dss-interface-clock�@��h�clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainh���������������������������emu_clkdmti,clockdomain�gdpll4_clkdmti,clockdomain�wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain���������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�nd2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����counter@48320000ti,omap-counter32k�H2  �counter_32kinterrupt-controller@48200000ti,omap3-intc��H hdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdma�H`� �� �`�dmahgpio@48310000ti,omap3-gpio�H1��gpio1��Pdefault^�hgpio@49050000ti,omap3-gpio�I��gpio2�gpio@49052000ti,omap3-gpio�I ��gpio3�gpio@49054000ti,omap3-gpio�I@� �gpio4�gpio@49056000ti,omap3-gpio�I`�!�gpio5�hgpio@49058000ti,omap3-gpio�I��"�gpio6�hserial@4806a000ti,omap3-uart�H� !H�12�txrx�uart1��lserial@4806c000ti,omap3-uart�H�!I�34�txrx�uart2��lserial@49020000ti,omap3-uart�I!J�n�56�txrx�uart3��lPdefault^�i2c@48070000 ti,omap3-i2c�H��8��txrx+�i2c1�'�@twl@48�H�  ti,twl4030�Pdefault^��audioti,twl4030-audiocodecrtcti,twl4030-rtc� bciti,twl4030-bci� 5�C� Ovacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 �vdd_ehci�w@�w@`regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� hregulator-vdacti,twl4030-vdac�w@�w@h�regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0�h�regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5h�regulator-vusb1v8ti,twl4030-vusb1v8h�regulator-vusb3v1ti,twl4030-vusb3v1h�regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@`regulator-vsimti,twl4030-vsim�w@�-��h�gpioti,twl4030-gpio�t����htwl4030-usbti,twl4030-usb� ��������h�pwmti,twl4030-pwm�pwmledti,twl4030-pwmled�pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad���madcti,twl4030-madc�h�i2c@48072000 ti,omap3-i2c�H ��9��txrx+�i2c2i2c@48060000 ti,omap3-i2c�H��=��txrx+�i2c3���h mailbox@48094000ti,omap3-mailbox�mailbox�H @�"4dsp F Qspi@48098000ti,omap2-mcspi�H ��A+�mcspi1\@�#$%&'()* �tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi�H ��B+�mcspi2\ �+,-.�tx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H ��[+�mcspi3\ ��tx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H ��0+�mcspi4\�FG�tx0rx01w@480b2000 ti,omap3-1w�H �:�hdq1wmmc@4809c000ti,omap3-hsmmc�H ��S�mmc1j�=>�txrxw������mmc@480b4000ti,omap3-hsmmc�H @�V�mmc2�/0�txrx �disabledmmc@480ad000ti,omap3-hsmmc�H ��^�mmc3�MN�txrx �disabledmmu@480bd400�ti,omap2-iommu�H ����mmu_isp�h�mmu@5d000000�ti,omap2-iommu�]���mmu_iva �disabledwdt@48314000 ti,omap3-wdt�H1@� �wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@��mpu �;< �commontxrx���mcbsp1� �txrx���fck �disabledmcbsp@49022000ti,omap3-mcbsp�I �I�� �mpusidetone�>?�commontxrxsidetone��mcbsp2mcbsp2_sidetone�!"�txrx����fckick�okayhmcbsp@49024000ti,omap3-mcbsp�I@�I�� �mpusidetone�YZ�commontxrxsidetone���mcbsp3mcbsp3_sidetone��txrx����fckick �disabledmcbsp@49026000ti,omap3-mcbsp�I`��mpu �67 �commontxrx���mcbsp4��txrx���fck� �disabledmcbsp@48096000ti,omap3-mcbsp�H `��mpu �QR �commontxrx���mcbsp5��txrx���fck �disabledsham@480c3000ti,omap3-sham�sham�H 0d�1�E�rxtimer@48318000ti,omap3430-timer�H1��%�timer1timer@49032000ti,omap3430-timer�I �&�timer2timer@49034000ti,omap3430-timer�I@�'�timer3timer@49036000ti,omap3430-timer�I`�(�timer4timer@49038000ti,omap3430-timer�I��)�timer5timer@4903a000ti,omap3430-timer�I��*�timer6timer@4903c000ti,omap3430-timer�I��+�timer7timer@4903e000ti,omap3430-timer�I��,�timer8!timer@49040000ti,omap3430-timer�I�-�timer9!timer@48086000ti,omap3430-timer�H`�.�timer10!timer@48088000ti,omap3430-timer�H��/�timer11!timer@48304000ti,omap3430-timer�H0@�_�timer12.usbhstll@48062000 ti,usbhs-tll�H �N �usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ �usb_host_hs+� >ehci-phyohci@48064400ti,ohci-omap3�HD�LIehci@48064800 ti,ehci-omap�HH�Ma�gpmc@6e000000ti,omap3430-gpmc�gpmc�n����rxtxfr+��ok�0h�nand@0,0ti,omap2-nand � ���ham1 ���+���$�$��$%30BP_HpH�6�partition@0 �X-Loader�partition@80000�U-Boot�partition@1c0000 �U-Boot Env�&partition@280000�Kernel�(@partition@780000 �Filesystem�h�usb_otg_hs@480ab000ti,omap3-musb�H ��\]�mcdma �usb_otg_hs��� ���a� �usb2-phy��2dss@48050000 ti,omap3-dss�H�ok �dss_core���fck+�Pdefault^�dispc@48050400ti,omap3-dispc�H� �dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� �protophypll� �disabled �dss_dsi1��� �fcksys_clkencoder@48050800ti,omap3-rfbi�H �disabled �dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H �ok �dss_venc���fck��portendpoint��hportendpoint��h ssi-controller@48058000 ti,omap3-ssi�ssi�ok�H�H��sysgdd�G�gdd_mpu+� �r�� �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H��txrx�CDssi-port@4805b000ti,omap3-ssi-port�H�H��txrx�EFpinmux@480025d8 ti,omap3-padconfpinctrl-single�H%�$+��3�Pdefault^�pinmux_hsusb2_2_pins0p   " h�isp@480bc000 ti,omap3-isp�H ��H �|���l%�ports+bandgap@48002524�H%$ti,omap34xx-bandgap1htarget-module@480cb000ti,sysc-omap3430-srti,sysc�smartreflex_core�H �$�syscG��fck+ �H �smartreflex@0ti,omap3-smartreflex-core��target-module@480c9000ti,sysc-omap3430-srti,sysc�smartreflex_mpu_iva�H �$�syscG��fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva��thermal-zonescpu_thermalT�j�xN �memory@80000000vmemory��leds gpio-ledspmu_stat�beagleboard::pmu_stat �heartbeat�beagleboard::usr0 � �heartbeatmmc�beagleboard::usr1 ��mmc0hsusb2_power_regregulator-fixed �hsusb2_vbus�2Z��2Z� ��phhsusb2_phyusb-nop-xceiv ���h�soundti,omap-twl4030 �omap3beagle�gpio_keys gpio-keysuser�user ���encoder0 ti,tfp410  Pdefault^ ports+port@0�endpoint� h�port@1�endpoint� h connector0dvi-connector�dvi portendpoint� h connector1svideo-connector�tvportendpoint�h�etb@540000000"arm,coresight-etb10arm,primecell�T��g �apb_pclkin-portsportendpoint�hetm@54010000"arm,coresight-etm3xarm,primecell�T�g �apb_pclkout-portsportendpoint�h compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2display0display1device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthstatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsti,nand-ecc-optrb-gpiosnand-bus-widthgpmc,device-widthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-linesiommusti,phy-type#thermal-sensor-cellsti,sysc-maskpolling-delay-passivepolling-delaycoefficientsthermal-sensorslinux,default-triggergpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbsplinux,codewakeup-sourcepowerdown-gpiosdigitalddc-i2c-bus