� ����8�x( j�@�google,veyron-minnie-rev4google,veyron-minnie-rev3google,veyron-minnie-rev2google,veyron-minnie-rev1google,veyron-minnie-rev0google,veyron-minniegoogle,veyronrockchip,rk3288&7Google Minniealiases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/dwmmc@ff0f0000k/dwmmc@ff0c0000q/dwmmc@ff0d0000w/dwmmc@ff0e0000}/serial@ff180000�/serial@ff190000�/serial@ff690000�/serial@ff1b0000�/serial@ff1c0000�/spi@ff110000�/spi@ff120000�/spi@ff130000�/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0������cpus�rockchip,rk3066-smp�cpu@500�cpuarm,cortex-a12�h w@\�@�p�@� @��@O�O���a�� s�B@ ��~� '� ��9� ��K� ���0 ��*�@8?Kcpu@501�cpuarm,cortex-a12�Kcpu@502�cpuarm,cortex-a12�Kcpu@503�cpuarm,cortex-a12�Kamba simple-busSdma-controller@ff250000arm,pl330arm,primecell��%@�Ze8� �apb_pclkKdma-controller@ff600000arm,pl330arm,primecell��`@�Ze8� �apb_pclk �disableddma-controller@ffb20000arm,pl330arm,primecell���@�Ze8� �apb_pclkKereserved-memorySdma-unusable@fe000000��oscillator fixed-clock�n6�xin24m�K timerarm,armv7-timer�0�   �n6timer@ff810000rockchip,rk3288-timer���  �H 8 a �timerpclkdisplay-subsystemrockchip,display-subsystem� dwmmc@ff0c0000rockchip,rk3288-dw-mshc��р 8�Drv�biuciuciu-driveciu-sample� � �� @�reset�okay.?� Q ZZx���� ���default�dwmmc@ff0d0000rockchip,rk3288-dw-mshc��р 8�Esw�biuciuciu-driveciu-sample� �!�� @�reset�okay.�� �default �x�����dwmmc@ff0e0000rockchip,rk3288-dw-mshc��р 8�Ftx�biuciuciu-driveciu-sample� �"��@�reset �disableddwmmc@ff0f0000rockchip,rk3288-dw-mshc��р 8�Guy�biuciuciu-driveciu-sample� �#��@�reset�okayZ�� �default �saradc@ff100000rockchip,saradc�� �$%8I[�saradcapb_pclkW saradc-apb �disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi8AR�spiclkapb_pclk7  "A#( C  \=@V B |)<?  � + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi8BS�spiclkapb_pclk7 �i2c8M�default�,�okay���2�dtpm@20infineon,slb9645tt� i2c@ff150000rockchip,rk3288-i2c�� �?�i2c8O�default�-�okay���2�,touchscreen@10elan,ekth3500�&.��default�/0 +.71D1i2c@ff160000rockchip,rk3288-i2c�� �@�i2c8P�default�2�okay���2�,ts3a227e@3b ti,ts3a227e�;&3��default�4QK�trackpad@15elan,ekth3000�& ��default�5\6gi2c@ff170000rockchip,rk3288-i2c�� �A�i2c8Q�default�7�okay����,��K}serial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart�� �7u8MU�baudclkapb_pclk�default �89:�okay�M��lserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart�� �8u8NV�baudclkapb_pclk�default�;�okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart��i �9u8OW�baudclkapb_pclk�default�<�okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �:u8PX�baudclkapb_pclk�default�= �disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �;u8QY�baudclkapb_pclk�default�> �disabledthermal-zonesreserve_thermal�����?cpu_thermal�d���?tripscpu_alert0�p���passiveK@cpu_alert1�$����passiveKAcpu_crit�_��� �criticalcooling-mapsmap0�@ ����map1�A ��������gpu_thermal�d���?tripsgpu_alert0�p���passiveKBgpu_crit�_��� �criticalcooling-mapsmap0�B ��������tsadc@ff280000rockchip,rk3288-tsadc��( �%8HZ�tsadcapb_pclk� tsadc-apb�initdefaultsleep�CDC$:s�okayQhK?ethernet@ff290000rockchip,rk3288-gmac��)��macirqeth_wake_irq�E88�fgc��]M�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB stmmaceth �disabledusb@ff500000 generic-ehci��P �8��usbhost�F�usb�okay�usb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��T �8��otg�host�G �usb2-phy�okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��X �8��otg�host�����@@ �H �usb2-phy�okay�z�Husb@ff5c0000 generic-ehci��\ �8��usbhost �disabledi2c@ff650000rockchip,rk3288-i2c��e �<�i2c8L�default�I�okay���2�dpmic@1brockchip,rk808��xin32kwifibt_32kin&3��default �JKLg�5AMYeMq}��6��M�MK�regulatorsDCDC_REG1�vdd_arm��� q� .qKregulator-state-memCDCDC_REG2�vdd_gpu��� 5�.qK�regulator-state-mem\tB@DCDC_REG3 �vcc135_ddr��regulator-state-mem\DCDC_REG4�vcc_18���w@w@Kregulator-state-mem\tw@LDO_REG1 �vcc33_io���2Z�2Z�K6regulator-state-mem\t2Z�LDO_REG3�vdd_10���B@B@regulator-state-mem\tB@LDO_REG7�vdd10_lcd_pwren_h���&%�&%�regulator-state-memCSWITCH_REG1 �vcc33_lcd��Kcregulator-state-memCLDO_REG6 �vcc18_codec���w@w@Kdregulator-state-memCLDO_REG4 �vccio_sd�w@2Z�Kregulator-state-memCLDO_REG5 �vcc33_sd�2Z�2Z�K regulator-state-memCLDO_REG8 �vcc33_ccd���2Z�2Z�regulator-state-mem\t2Z�LDO_REG2�2Z�2Z� �vcc33_touchK1regulator-state-memCSWITCH_REG2 �vcc5v_touchregulator-state-memCi2c@ff660000rockchip,rk3288-i2c��f �=�i2c8N�default�N�okay����2� max98090@10maxim,max98090�&O��mclk8q�default�PK�pwm@ff680000rockchip,rk3288-pwm��h��default�Q8^�pwm�okayK�pwm@ff680010rockchip,rk3288-pwm��h��default�R8^�pwm�okaypwm@ff680020rockchip,rk3288-pwm��h ��default�S8^�pwm �disabledpwm@ff680030rockchip,rk3288-pwm��h0��default�T8^�pwm �disabledbus_intmem@ff700000 mmio-sram��p�S�p�smp-sram@0rockchip,rk3066-smp-sram�sram@ff720000#rockchip,rk3288-pmu-srammmio-sram��rpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd��sKpower-controller!rockchip,rk3288-power-controller��h� Khpd_vio@9� �8��������������chgfdehilkj$�UVWXYZ[\]pd_hevc@11� 8�op�^_pd_video@12� 8���`pd_gpu@13� 8��abreboot-modesyscon-reboot-mode���RB��RB��RB� �RB�syscon@ff740000rockchip,rk3288-sgrfsyscon��tclock-controller@ff760000rockchip,rk3288-cru��v�E��H���j��k$�#g��ׄ�e��рxh���рxh�Ksyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd��wKEedp-phyrockchip,rk3288-dp-phy8h�24m�okayKxio-domains"rockchip,rk3288-io-voltage-domain�okay 6 .6>6LcXddqusbphyrockchip,rk3288-usb-phy�okayusb-phy@320� 8]�phyclk�KHusb-phy@334�48^�phyclk�KFusb-phy@348�H8_�phyclk�KGwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt���8p �O�okaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif��� �hclkmclk8�T7e�� E~�opp@200000000 > �� E~�opp@300000000 >� EB@opp@400000000 >ׄ E��opp@500000000 >�e EO�opp@600000000 >#�F E�qos@ffaa0000syscon��� Kaqos@ffaa0080syscon���� Kbqos@ffad0000syscon��� KVqos@ffad0100syscon��� KWqos@ffad0180syscon���� KXqos@ffad0400syscon��� KYqos@ffad0480syscon���� KZqos@ffad0500syscon��� KUqos@ffad0800syscon��� K[qos@ffad0880syscon���� K\qos@ffad0900syscon��� K]qos@ffae0000syscon��� K`qos@ffaf0000syscon��� K^qos@ffaf0080syscon���� K_interrupt-controller@ffc01000 arm,gic-400 S h@����� ��@ ��`  � Kefuse@ffb40000rockchip,rk3288-efuse��� 8q �pclk_efusecpu_leakage@17�pinctrlrockchip,rk3288-pinctrl�E�S�defaultsleep�����gpio0@ff750000rockchip,gpio-bank��u �Q8@ y � S hK3gpio1@ff780000rockchip,gpio-bank��x �R8A y � S hgpio2@ff790000rockchip,gpio-bank��y �S8B y � S hK.gpio3@ff7a0000rockchip,gpio-bank��z �T8C y � S hgpio4@ff7b0000rockchip,gpio-bank��{ �U8D y � S hK�gpio5@ff7c0000rockchip,gpio-bank��| �V8E y � S hK�gpio6@ff7d0000rockchip,gpio-bank��} �W8F y � S hKOgpio7@ff7e0000rockchip,gpio-bank��~ �X8G y � S hK gpio8@ff7f0000rockchip,gpio-bank�� �Y8H y � S hhdmihdmi-cec-c0 ��hdmi-cec-c7 ��hdmi-ddc ���vcc50-hdmi-en ��K�pcfg-pull-up �K�pcfg-pull-down �K�pcfg-pull-none �K�pcfg-pull-none-12ma � � K�sleepglobal-pwroff ��K�ddrio-pwroff ��ddr0-retention ��ddr1-retention ��edpedp-hpd � �Kyi2c0i2c0-xfer ���KIi2c1i2c1-xfer ���K,i2c2i2c2-xfer � � �KNi2c3i2c3-xfer ���K-i2c4i2c4-xfer ���K2i2c5i2c5-xfer ���K7i2s0i2s0-bus` �������Kglcdclcdc-ctl@ �����Kusdmmcsdmmc-clk ��Ksdmmc-cmd ��Ksdmmc-cd ��sdmmc-bus1 ��sdmmc-bus4@ �����Ksdmmc-cd-disabled ��Ksdmmc-cd-gpio ��Ksdio0sdio0-bus1 ��sdio0-bus4@ �����Ksdio0-cmd ��Ksdio0-clk ��Ksdio0-cd ��sdio0-wp ��sdio0-pwr ��sdio0-bkpwr ��sdio0-int ��wifienable-h ��K�bt-enable-l ��K�sdio1sdio1-bus1 ��sdio1-bus4@ �����sdio1-cd ��sdio1-wp ��sdio1-bkpwr ��sdio1-int ��sdio1-cmd ��sdio1-clk ��sdio1-pwr � �emmcemmc-clk ��Kemmc-cmd ��Kemmc-pwr � �emmc-bus1 ��emmc-bus4@ �����emmc-bus8� ���������Kemmc-reset � �K�spi0spi0-clk � �Kspi0-cs0 � �K"spi0-tx ��K spi0-rx ��K!spi0-cs1 ��spi1spi1-clk � �K$spi1-cs0 � �K'spi1-rx ��K&spi1-tx ��K%spi2spi2-cs1 ��spi2-clk ��K(spi2-cs0 ��K+spi2-rx ��K*spi2-tx � �K)uart0uart0-xfer ���K8uart0-cts ��K9uart0-rts ��K:uart1uart1-xfer �� �K;uart1-cts � �uart1-rts � �uart2uart2-xfer ���K<uart3uart3-xfer ���K=uart3-cts � �uart3-rts � �uart4uart4-xfer ���K>uart4-cts � �uart4-rts � �tsadcotp-gpio � �KCotp-out � �KDpwm0pwm0-pin ��KQpwm1pwm1-pin ��KRpwm2pwm2-pin ��KSpwm3pwm3-pin ��KTgmacrgmii-pins� ������������ ����rmii-pins� �����������spdifspdif-tx � �Kfpcfg-pull-none-drv-8ma � �K�pcfg-pull-up-drv-8ma � �pcfg-output-high �K�pcfg-output-low �K�buttonspwr-key-l ��K�ap-lid-int-l ��K�volum-down-l � �K�volum-up-l � �K�pmicpmic-int-l ��KJdvs-1 � �KKdvs-2 ��KLrebootap-warm-reset-h � �K�recovery-switchrec-mode-l � �tpmtpm-int-h ��write-protectfw-wp-ap ��codechp-det ��K�int-codec ��KPmic-det � �K�headsetts3a227e-int-l ��K4backlightbl-en ��K�bl_pwr_en � �K�chargerac-present-ap ��K�cros-ecec-int ��K#suspendsuspend-l-wake ��K�suspend-l-sleep ��K�trackpadtrackpad-int ��K5usb-hosthost1-pwr-en � �K�usbotg-pwren-h � �K�buck-5vdrv-5v ��K�lcdlcd-en ��K�avdd-1v8-disp-en � �K�prochotgpio-prochot ��touchscreentouch-int ��K/touch-rst ��K0memory@0�memory��gpio-keys gpio-keys�default�����power �Power T3 �t dglid �Lid T3g �  volum_down �Volum_down T�  �r dvolum_up �Volum_up T�  �s dgpio-restart gpio-restart T3 �default�� &�emmc-pwrseqmmc-pwrseq-emmc���default +. Ksdio-pwrseqmmc-pwrseq-simple8� �ext_clock�default��� +�Kvcc-5vregulator-fixed�vcc_5v���LK@LK@ /� : M �default��KMvcc33-sysregulator-fixed �vcc33_sys���2Z�2Z� /�Kvcc50-hdmiregulator-fixed �vcc50_hdmi�� /M : M��default��sound!rockchip,rockchip-audio-max98090�default��� RVEYRON-I2S a� y� �O �O  ��backlightpwm-backlight� �  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~�������������������������������������������������������������������������������������������������������������������������������� �� � �default�� �B@ � $� 5�K�gpio-charger gpio-charger Bmains T3�default��panelauo,b101ean01simple-panel�okay 5� O�portsportendpoint �K|vccsysregulator-fixed�vccsys��K�vcc5-host1-regulatorregulator-fixed : M3 �default�� �vcc5_host1��vcc5v-otg-regulatorregulator-fixed : M3 �default�� �vcc5_host2��backlight-regulatorregulator-fixed : M. �default���backlight_regulator / Y:�K�panel-regulatorregulator-fixed : M �default���panel_regulator Y�� /K�vcc18-lcdregulator-fixed : M. �default�� �vcc18_lcd�� / #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplyphandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsmax-frequencyfifo-depthreset-namesbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removable#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-buskeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreset-gpiosvcc33-supplyvccio-supplyti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-widthassigned-clocksassigned-clock-ratespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphysphy-namesneeds-reset-on-resumedr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cells#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-busoperating-points-v2mali-supplyopp-hzopp-microvoltinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowlabellinux,codedebounce-intervallinux,input-typepriorityvin-supplyenable-active-highgpiorockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecbrightness-levelsdefault-brightness-levelenable-gpiospwmspost-pwm-on-delay-mspwm-off-delay-mspower-supplycharger-typebacklightstartup-delay-us