� ��I8BT(�B&rockchip,rk3036-kylinrockchip,rk3036&7Rockchip RK3036 KylinBoardaliases=/i2c@20072000B/i2c@20056000G/i2c@2005a000L/mmc@1021c000R/mmc@10214000X/mmc@10218000^/serial@20060000f/serial@20064000n/serial@20068000v/spi@20074000cpuszrockchip,rk3036-smpcpu@f00�cpuarm,cortex-a7��� s�B@��@��cpu@f01�cpuarm,cortex-a7���bus simple-bus�pdma@20078000arm,pl330arm,primecell� �@����� apb_pclk�arm-pmuarm,cortex-a7-pmu�LM(display-subsystemrockchip,display-subsystem;timerarm,armv7-timerA0�   en6oscillator fixed-clocken6uxin24m��sram@10080000 mmio-sram�  � smp-sram@0rockchip,rk3066-smp-sram�gpu@10090000"rockchip,rk3036-maliarm,mali-400� 0��gpgpmmupp0ppmmu0�@����@@ buscore�x�okay�vop@10118000rockchip,rk3036-vop��� �+��d�aclk_vopdclk_vophclk_vop�uvw �axiahbdclk��okayport�endpoint@0���iommu@10118300rockchip,iommu�� �+�vop_mmu��� aclkiface�okay�interrupt-controller@10139000 arm,gic-400 " ��� � �  � �usb@101800002rockchip,rk3036-usbrockchip,rk3066-usbsnps,dwc2� � ��otg3otg;M\��@@ �okayusb@101c00002rockchip,rk3036-usbrockchip,rk3066-usbsnps,dwc2� � ��otg3host�okayethernet@10200000#rockchip,rk3036-emacsnps,arc-emac� @ �k ����hclkmacrefmacclk��x�d�rmii�okay�default� �  � � ethernet-phy@0�� mmc@102140000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc�!@@e<4`�<4`��Dbiuciu� ��Q�reset �disabled�'�9�default�mmc@102180000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc�!�@�<4` ��Eswbiuciuciu-driveciu-sample� ��R�reset�okay�DQZo���default �����mmc@1021c0000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc�!�@ ��e<4`�<4` ��Guybiuciuciu-driveciu-sampleQ�9� �rx-tx����default ��S�reset�okayi2s@10220000(rockchip,rk3036-i2srockchip,rk3066-i2s�"@ �3i2s_clki2s_hclk�R���txrx�default���okay�9clock-controller@20000000rockchip,rk3036-cru� k ���#g���syscon@20008000&rockchip,rk3036-grfsysconsimple-mfd� �� reboot-modesyscon-reboot-mode �RB� RB�.RB� >RB�acodec-ana@20030000 rk3036-codec� @k  acodec_pclk�q�okayhdmi@20034000rockchip,rk3036-inno-hdmi� @@ �-�hpclkk �default��okayportendpoint@0���timer@20044000,rockchip,rk3036-timerrockchip,rk3288-timer� @  � �a timerpclkpwm@20050000(rockchip,rk3036-pwmrockchip,rk2928-pwm� J�^pwm�default� �disabledpwm@20050010(rockchip,rk3036-pwmrockchip,rk2928-pwm� J�^pwm�default� �disabledpwm@20050020(rockchip,rk3036-pwmrockchip,rk2928-pwm�  J�^pwm�default�  �disabledpwm@20050030(rockchip,rk3036-pwmrockchip,rk2928-pwm� 0J�^pwm�default�! �disabledi2c@20056000(rockchip,rk3036-i2crockchip,rk3288-i2c� ` �i2c�M�default�"�okaye�pmic@1brockchip,rk808�& ��default�#$Uv�uxin32krk808-clkout2�%�%�%�%�%�%�&�'�'�%�' (regulatorsDCDC_REG1,> q�V�pnvdd_armregulator-state-mem}DCDC_REG2,> �PV�nvdd_gpu�regulator-state-mem��B@DCDC_REG3,nvcc_ddrregulator-state-mem�DCDC_REG4,>2Z�V2Z�nvcc_io�'regulator-state-mem��2Z�LDO_REG1,>2Z�V2Z� nvccio_pmu�(regulator-state-mem��2Z�LDO_REG2,>2Z�V2Z�nvcc_tpregulator-state-mem}LDO_REG3,>B@VB@nvdd_10regulator-state-mem��B@LDO_REG4,>w@Vw@ nvcc18_lcdregulator-state-mem��w@LDO_REG5,>w@V2Z� nvccio_sdregulator-state-mem��2Z�LDO_REG6,>w@V&%�nvout5regulator-state-mem��w@LDO_REG7,>w@Vw@nvcc_18�&regulator-state-mem��w@LDO_REG8,>w@Vw@ nvcca_codecregulator-state-mem��w@SWITCH_REG1,nvcc_wlregulator-state-mem�SWITCH_REG2,nvcc_lcdregulator-state-mem�i2c@2005a000(rockchip,rk3036-i2crockchip,rk3288-i2c� � �i2c�N�default�)�okayrt5616@1brt5616��qmclk��:serial@20060000&rockchip,rk3036-uartsnps,dw-apb-uart�  ���en6�MUbaudclkapb_pclk�default �*+,�okayserial@20064000&rockchip,rk3036-uartsnps,dw-apb-uart� @ ���en6�NVbaudclkapb_pclk�default�- �disabledserial@20068000&rockchip,rk3036-uartsnps,dw-apb-uart� � ���en6�OWbaudclkapb_pclk�default�.�okayi2c@20072000(rockchip,rk3036-i2crockchip,rk3288-i2c�   �i2c�L�default�/ �disabledspi@20074000rockchip,rockchip-spi� @ ��RAapb-pclkspi_pclk� �txrx�default�0123 �disabledpinctrlrockchip,rk3036-pinctrlk �gpio0@2007c000rockchip,gpio-bank� � �$�@�� "�8gpio1@20080000rockchip,gpio-bank�  �%�A�� "gpio2@20084000rockchip,gpio-bank� @ �&�B�� "� pcfg_pull_default��5pcfg-pull-none�4pwm0pwm0-pin 4�pwm1pwm1-pin 4�pwm2pwm2-pin 4� pwm3pwm3-pin 4�!sdmmcsdmmc-clk 4�sdmmc-cmd 5�sdmmc-cd 5�sdmmc-bus1 5sdmmc-bus4@ 5555�sdmmc-pwr 4sdiosdio-bus1 5sdio-bus4@ 5 5 55�sdio-cmd 5�sdio-clk 4�bt-wake-h 5�7emmcemmc-clk 4�emmc-cmd 5�emmc-bus8� 55555555�emacemac-xfer�  5 5555555� emac-mdio   55� i2c0i2c0-xfer  44�/i2c1i2c1-xfer  44�"i2c2i2c2-xfer  44�)i2si2s-bus` 555555�hdmihdmi-ctl@ 4 4 4 4�uart0uart0-xfer  54�*uart0-cts 5�+uart0-rts 4�,uart1uart1-xfer  54�-uart2uart2-xfer  54�.spi-pinsspi-txd 5�0spi-rxd 5�1spi-clk 5�2spi-cs0 5�3spi-cs1 5ledsled-ctl 4�6pmicpmic-int 5�#sleepglobal-pwroff 4�$memory@60000000�memory�` gpio-leds gpio-ledsled-0 � .kylin:red:led�default�6sdio-pwrseqmmc-pwrseq-simple�default�7$�88 �soundsimple-audio-card4i2sMrockchip,rt5616-codecd4~MicrophoneMicrophone JackHeadphoneHeadphone Jackk�MIC1Microphone JackMIC2Microphone JackMicrophone Jackmicbias1Headphone JackHPOLHeadphone JackHPORsimple-audio-card,cpu�9simple-audio-card,codec�:vsys-regulatorregulator-fixednvcc_sys>LK@VLK@,�% #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2mshc0mshc1mshc2serial0serial1serial2spienable-methoddevice_typeregresetsoperating-pointsclock-latencyclocksphandlerangesinterrupts#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstclock-namesinterrupt-affinityportsarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsinterrupt-namesassigned-clocksassigned-clock-ratesstatusmali-supplyreset-namesiommusremote-endpoint#iommu-cellsinterrupt-controller#interrupt-cellsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,grfassigned-clock-parentsmax-speedphy-modepinctrl-namespinctrl-0phyphy-reset-gpiosphy-reset-durationmax-frequencyfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wpcap-sdio-irqrockchip,default-sample-phasekeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104dmasdma-namesmmc-ddr-1_8v#sound-dai-cells#reset-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loader#pwm-cellsrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltreg-shiftreg-io-widthgpio-controller#gpio-cellsbias-pull-pin-defaultbias-disablerockchip,pinslabelsimple-audio-card,formatsimple-audio-card,namesimple-audio-card,mclk-fssimple-audio-card,widgetssimple-audio-card,routingsound-dai