� ��-�8)�()d MangOH Green with WP8548 Module2!swir,mangoh-green-wp8548swir,wp8548qcom,mdm9615,cpuscpu@0!arm,cortex-a5=cpuIcpu-pmu!arm,cortex-a5-pmu Z clockscxo_board !fixed-clocker$�regulatorsvsdcc-regulator!regulator-fixed �SDCC Power�)2��)2���soc� !simple-buscache-controller@2040000!arm,pl310-cache� ���interrupt-controller@2000000!qcom,msm-qgic2(� �timer@200a000!qcom,kpss-timerqcom,msm-timer$Z��r����9pinctrl@800000!qcom,mdm9615-pinctrlDTX` Z(��@lvdefault�gsbi3_pins�mux�gpio8gpio9gpio10gpio11�gsbi3��gsbi4_pins�mux�gpio12gpio13gpio14gpio15�gsbi4��gsbi5_i2c_pins� pin16�gpio16 �gsbi5_i2c��pin17�gpio17 �gsbi5_i2c��gsbi5_uart_pins� mux�gpio18gpio19 �gsbi5_uart��reset_out_pins�pins�gpio66�gpio���gpioext1_pins� pins�gpio2�gpio��sdc_cd_pins�pins�gpio42�gpio��clock-controller@900000!qcom,gcc-mdm9615e���@�clock-controller@28000000!qcom,lcc-mdm9615�(e�clock-controller@2011000!syscon��rng@1a500000 !qcom,prng�P��core��Hgsbi@16100000!qcom,gsbi-v1.0.0����iface $disabled�i2c@16180000!qcom,i2c-qup-v1.1.1� Z���� �coreiface $disabledgsbi@16200000!qcom,gsbi-v1.0.0� ���iface$ok�+spi@16280000!qcom,spi-qup-v1.1.1�( Z�5n6��� �coreiface$oklvdefault��n6spi@0!swir,mangoh-iotport-spispidev5n6�gsbi@16300000!qcom,gsbi-v1.0.0�0���iface$ok�G+serial@16340000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm�40 Z���� �coreiface$oklvdefaultgsbi@16400000!qcom,gsbi-v1.0.0�@���iface$ok�G+i2c@16480000!qcom,i2c-qup-v1.1.1�H Z���n6��� �coreiface$okr @l vdefaultmux@71 !nxp,pca9548�qi2c@0�i2c@1�i2c@2�i2c@3�hub@8!smsc,usb3503a� S  a li2c@4�gpio@3e`(!semtech,sx1509q�>, ZyDi2c@5�gpio@3fl vdefault`(!semtech,sx1509q�?,ZyD� i2c@6�gpio@70`(!semtech,sx1509q�p, ZyD� i2c@7�serial@16440000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm�D@ Z���� �coreiface$okl vdefaultqcom,ssbi@500000 !qcom,ssbi�P �pmic-arbiterpmic@0!qcom,pm8018qcom,pm8921 Z�(�pwrkey@1c&!qcom,pm8018-pwrkeyqcom,pm8921-pwrkey�,Z23�= �mpp@50!qcom,pm8018-mppqcom,ssbi-mpp,0Z�PD`rtc@11d !qcom,pm8018-rtcqcom,pm8921-rtc,Z'��gpio@150 !qcom,pm8018-gpioqcom,ssbi-gpio(DT`�usb_vbus_5v_pins�gpio4�normal����dma@12182000!qcom,bam-v1.3.0� � Zb�n�bam_clk���dma@12142000!qcom,bam-v1.3.0� � Za�o�bam_clk���amba !simple-bus�sdcc@12180000$ok!arm,pl18xarm,primecell���  Zh�cmd_irq�xn�mclkapb_pclk 9�l(:FKtxrx�x�lvdefaultU `*sdcc@12140000!arm,pl18xarm,primecell�� $disabled�  Zg�cmd_irq�yo�mclkapb_pclk (9�li:FKtxrx�y�syscon@1a400000!qcom,tcsr-mdm9615syscon�@�rpm@108000!qcom,rpm-mdm9615�� r$Z�ackerrwakeupregulators!qcom,rpm-pm8018-regulators{���s1�� ��0�j�s2��(�� �j�s3��w@�w@�j��s4� �!���j��s5���p��p�j��l2��w@�w@�l3��w@�w@�l4�2Z��2Z��l5�+|��+|��l6�w@�+|��l7�:�����l8�O��O��l9� q���0�l10�����l11�����l12�����l13�:��-p�l14�+|��+|��lvs1�memory=memory�H�aliases �/soc/gsbi@16200000/spi@16280000#�/soc/gsbi@16300000/serial@16340000#�/soc/gsbi@16400000/serial@16440000 /soc/gsbi@16400000/i2c@16480000/soc/amba/sdcc@12180000chosen serial1:115200n8 #address-cells#size-cellsmodelcompatibleinterrupt-parentdevice_typenext-level-cacheinterrupts#clock-cellsclock-frequencyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onphandlerangesregarm,data-latencycache-unifiedcache-levelinterrupt-controller#interrupt-cellscpu-offsetgpio-controllergpio-ranges#gpio-cellspinctrl-0pinctrl-namespinsfunctiondrive-strengthbias-disablebias-pull-upoutput-highinput-enable#reset-cellsclocksclock-namesassigned-clocksassigned-clock-ratescell-indexstatusqcom,modespi-max-frequencysyscon-tcsrconnect-gpiosintn-gpiosinitial-modeprobe-resetqcom,controller-typedebounceallow-set-timeqcom,drive-strengthpower-source#dma-cellsqcom,eearm,primecell-periphidinterrupt-namesbus-widthcap-sd-highspeedcap-mmc-highspeedvmmc-supplydmasdma-namesdisable-wpcd-gpiosno-1-8-vqcom,ipcvin_lvs1-supplyvdd_l7-supplyvdd_l8-supplyvdd_l9_l10_l11_l12-supplyqcom,switch-mode-frequencybias-pull-downspi0serial0serial1i2c0mmc0stdout-path