� ���t8�4( @��Uheadacoustics,omap3-ha-lcdtechnexion,omap3-tao3530ti,omap3430ti,omap34xxti,omap3 +77TI OMAP3 HEAD acoustics LCD-baseboard with TAO3530 SOMchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000 d/displaycpus+cpu@0arm,cortex-a8mcpuy}�cpu�����pmu@54000000arm,cortex-a8-pmuyT���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busyh� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-busy + � pinmux@30 ti,omap3-padconfpinctrl-singley08+���-�Jdefault X pinmux_hsusbb2_pins`b��� � � � � � � � � � vpinmux_mmc1_pinsPb "$&v�pinmux_mmc2_pins0b(*,.02v�pinmux_wlan_gpiob^pinmux_uart3_pinsbnApv�pinmux_i2c3_pinsb��v�pinmux_mcspi1_pins b����v�pinmux_mcspi3_pins b����v�pinmux_mcbsp3_pins b<>@Bvpinmux_twl4030_pinsb�Av�pinmux_sound2_pinsbnpinmux_led_blue_pinsb�v pinmux_led_green_pinsb�v pinmux_led_red_pinsb�v pinmux_poweroff_pinsb�vpinmux_powerdown_input_pinsb�vfpga_boot0_pins b����vfpga_boot1_pins brtvxvpinmux_touchscreen_irq_pinsb4pinmux_touchscreen_wake_pinsb�v pinmux_dss_dpi_pins�b����������������������������v pinmux_lte430_pinsb8vpinmux_backlight_pinsb:vscm_conf@270sysconsimple-busyp0+ �p0v pbias_regulator@2b0ti,pbias-omap3ti,pbias-omapy�~ pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-��v�clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock}�yhvmcbsp5_fck�ti,composite-clock}vmcbsp1_mux_fck@4�ti,composite-mux-clock}�yvmcbsp1_fck�ti,composite-clock}v�mcbsp2_mux_fck@4�ti,composite-mux-clock}�yvmcbsp2_fck�ti,composite-clock}v�mcbsp3_mux_fck@68�ti,composite-mux-clock}yhvmcbsp3_fck�ti,composite-clock}vmcbsp4_mux_fck@68�ti,composite-mux-clock}�yhvmcbsp4_fck�ti,composite-clock}vclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singley \+���-�pinmux_twl4030_vpins bv�aes@480c5000 ti,omap3-aes�aesyH PP��AB�txrx �disabledprm@48306000 ti,omap3-prmyH0`@� clocks+virt_16_8m_ck� fixed-clock�Yv!osc_sys_ck@d40� ti,mux-clock} !y @v"sys_ck@1270�ti,divider-clock}"�ypv'sys_clkout1@d70�ti,gate-clock}"y p�dpll3_x2_ck�fixed-factor-clock}#&1dpll3_m2x2_ck�fixed-factor-clock}$&1v&dpll4_x2_ck�fixed-factor-clock}%&1corex2_fck�fixed-factor-clock}&&1v(wkup_l4_ick�fixed-factor-clock}'&1vWcorex2_d3_fck�fixed-factor-clock}(&1v�corex2_d5_fck�fixed-factor-clock}(&1v�clockdomainscm@48004000 ti,omap3-cmyH@@clocks+dummy_apb_pclk� fixed-clock�omap_32k_fck� fixed-clock��vIvirt_12m_ck� fixed-clock��vvirt_13m_ck� fixed-clock��]@vvirt_19200000_ck� fixed-clock�$�vvirt_26000000_ck� fixed-clock����vvirt_38_4m_ck� fixed-clock�I�v dpll4_ck@d00�ti,omap3-dpll-per-clock}''y D 0v%dpll4_m2_ck@d48�ti,divider-clock}%?y Hv)dpll4_m2x2_mul_ck�fixed-factor-clock})&1v*dpll4_m2x2_ck@d00�ti,gate-clock}*�y ;v+omap_96m_alwon_fck�fixed-factor-clock}+&1v2dpll3_ck@d00�ti,omap3-dpll-core-clock}''y @ 0v#dpll3_m3_ck@1140�ti,divider-clock}#�y@v,dpll3_m3x2_mul_ck�fixed-factor-clock},&1v-dpll3_m3x2_ck@d00�ti,gate-clock}-� y ;v.emu_core_alwon_ck�fixed-factor-clock}.&1vksys_altclk� fixed-clock�v7mcbsp_clks� fixed-clock�vdpll3_m2_ck@d40�ti,divider-clock}#�y @v$core_ck�fixed-factor-clock}$&1v/dpll1_fck@940�ti,divider-clock}/�y @v0dpll1_ck@904�ti,omap3-dpll-clock}'0y  $ @ 4vdpll1_x2_ck�fixed-factor-clock}&1v1dpll1_x2m2_ck@944�ti,divider-clock}1y DvEcm_96m_fck�fixed-factor-clock}2&1v3omap_96m_fck@d40� ti,mux-clock}3'�y @vNdpll4_m3_ck@e40�ti,divider-clock}%� y@v4dpll4_m3x2_mul_ck�fixed-factor-clock}4&1v5dpll4_m3x2_ck@d00�ti,gate-clock}5�y ;v6omap_54m_fck@d40� ti,mux-clock}67�y @vAcm_96m_d2_fck�fixed-factor-clock}3&1v8omap_48m_fck@d40� ti,mux-clock}87�y @v9omap_12m_fck�fixed-factor-clock}9&1vPdpll4_m4_ck@e40�ti,divider-clock}%y@v:dpll4_m4x2_mul_ck�ti,fixed-factor-clock}:Q_lv;dpll4_m4x2_ck@d00�ti,gate-clock};�y ;lv�dpll4_m5_ck@f40�ti,divider-clock}%?y@v<dpll4_m5x2_mul_ck�ti,fixed-factor-clock}<Q_lv=dpll4_m5x2_ck@d00�ti,gate-clock}=�y ;lvsdpll4_m6_ck@1140�ti,divider-clock}%�?y@v>dpll4_m6x2_mul_ck�fixed-factor-clock}>&1v?dpll4_m6x2_ck@d00�ti,gate-clock}?�y ;v@emu_per_alwon_ck�fixed-factor-clock}@&1vlclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock}/�y pvBclkout2_src_mux_ck@d70�ti,composite-mux-clock}/'3Ay pvCclkout2_src_ck�ti,composite-clock}BCvDsys_clkout2@d70�ti,divider-clock}D�@y pmpu_ck�fixed-factor-clock}E&1vFarm_fck@924�ti,divider-clock}Fy $emu_mpu_alwon_ck�fixed-factor-clock}F&1vml3_ick@a40�ti,divider-clock}/y @vGl4_ick@a40�ti,divider-clock}G�y @vHrm_ick@c40�ti,divider-clock}H�y @gpt10_gate_fck@a00�ti,composite-gate-clock}'� y vJgpt10_mux_fck@a40�ti,composite-mux-clock}I'�y @vKgpt10_fck�ti,composite-clock}JKgpt11_gate_fck@a00�ti,composite-gate-clock}'� y vLgpt11_mux_fck@a40�ti,composite-mux-clock}I'�y @vMgpt11_fck�ti,composite-clock}LMcore_96m_fck�fixed-factor-clock}N&1vmmchs2_fck@a00�ti,wait-gate-clock}y �v�mmchs1_fck@a00�ti,wait-gate-clock}y �v�i2c3_fck@a00�ti,wait-gate-clock}y �v�i2c2_fck@a00�ti,wait-gate-clock}y �v�i2c1_fck@a00�ti,wait-gate-clock}y �v�mcbsp5_gate_fck@a00�ti,composite-gate-clock}� y vmcbsp1_gate_fck@a00�ti,composite-gate-clock}� y vcore_48m_fck�fixed-factor-clock}9&1vOmcspi4_fck@a00�ti,wait-gate-clock}Oy �v�mcspi3_fck@a00�ti,wait-gate-clock}Oy �v�mcspi2_fck@a00�ti,wait-gate-clock}Oy �v�mcspi1_fck@a00�ti,wait-gate-clock}Oy �v�uart2_fck@a00�ti,wait-gate-clock}Oy �v�uart1_fck@a00�ti,wait-gate-clock}Oy � v�core_12m_fck�fixed-factor-clock}P&1vQhdq_fck@a00�ti,wait-gate-clock}Qy �v�core_l3_ick�fixed-factor-clock}G&1vRsdrc_ick@a10�ti,wait-gate-clock}Ry �v�gpmc_fck�fixed-factor-clock}R&1core_l4_ick�fixed-factor-clock}H&1vSmmchs2_ick@a10�ti,omap3-interface-clock}Sy �v�mmchs1_ick@a10�ti,omap3-interface-clock}Sy �v�hdq_ick@a10�ti,omap3-interface-clock}Sy �v�mcspi4_ick@a10�ti,omap3-interface-clock}Sy �v�mcspi3_ick@a10�ti,omap3-interface-clock}Sy �v�mcspi2_ick@a10�ti,omap3-interface-clock}Sy �v�mcspi1_ick@a10�ti,omap3-interface-clock}Sy �v�i2c3_ick@a10�ti,omap3-interface-clock}Sy �v�i2c2_ick@a10�ti,omap3-interface-clock}Sy �v�i2c1_ick@a10�ti,omap3-interface-clock}Sy �v�uart2_ick@a10�ti,omap3-interface-clock}Sy �v�uart1_ick@a10�ti,omap3-interface-clock}Sy � v�gpt11_ick@a10�ti,omap3-interface-clock}Sy � v�gpt10_ick@a10�ti,omap3-interface-clock}Sy � v�mcbsp5_ick@a10�ti,omap3-interface-clock}Sy � v�mcbsp1_ick@a10�ti,omap3-interface-clock}Sy � v�omapctrl_ick@a10�ti,omap3-interface-clock}Sy �v�dss_tv_fck@e00�ti,gate-clock}Ay�v�dss_96m_fck@e00�ti,gate-clock}Ny�v�dss2_alwon_fck@e00�ti,gate-clock}'y�v�dummy_ck� fixed-clock�gpt1_gate_fck@c00�ti,composite-gate-clock}'�y vTgpt1_mux_fck@c40�ti,composite-mux-clock}I'y @vUgpt1_fck�ti,composite-clock}TUvaes2_ick@a10�ti,omap3-interface-clock}S�y v�wkup_32k_fck�fixed-factor-clock}I&1vVgpio1_dbck@c00�ti,gate-clock}Vy �v�sha12_ick@a10�ti,omap3-interface-clock}Sy �v�wdt2_fck@c00�ti,wait-gate-clock}Vy �v�wdt2_ick@c10�ti,omap3-interface-clock}Wy �v�wdt1_ick@c10�ti,omap3-interface-clock}Wy �v�gpio1_ick@c10�ti,omap3-interface-clock}Wy �v�omap_32ksync_ick@c10�ti,omap3-interface-clock}Wy �v�gpt12_ick@c10�ti,omap3-interface-clock}Wy �v�gpt1_ick@c10�ti,omap3-interface-clock}Wy �v�per_96m_fck�fixed-factor-clock}2&1vper_48m_fck�fixed-factor-clock}9&1vXuart3_fck@1000�ti,wait-gate-clock}Xy� v�gpt2_gate_fck@1000�ti,composite-gate-clock}'�yvYgpt2_mux_fck@1040�ti,composite-mux-clock}I'y@vZgpt2_fck�ti,composite-clock}YZvgpt3_gate_fck@1000�ti,composite-gate-clock}'�yv[gpt3_mux_fck@1040�ti,composite-mux-clock}I'�y@v\gpt3_fck�ti,composite-clock}[\gpt4_gate_fck@1000�ti,composite-gate-clock}'�yv]gpt4_mux_fck@1040�ti,composite-mux-clock}I'�y@v^gpt4_fck�ti,composite-clock}]^gpt5_gate_fck@1000�ti,composite-gate-clock}'�yv_gpt5_mux_fck@1040�ti,composite-mux-clock}I'�y@v`gpt5_fck�ti,composite-clock}_`gpt6_gate_fck@1000�ti,composite-gate-clock}'�yvagpt6_mux_fck@1040�ti,composite-mux-clock}I'�y@vbgpt6_fck�ti,composite-clock}abgpt7_gate_fck@1000�ti,composite-gate-clock}'�yvcgpt7_mux_fck@1040�ti,composite-mux-clock}I'�y@vdgpt7_fck�ti,composite-clock}cdgpt8_gate_fck@1000�ti,composite-gate-clock}'� yvegpt8_mux_fck@1040�ti,composite-mux-clock}I'�y@vfgpt8_fck�ti,composite-clock}efgpt9_gate_fck@1000�ti,composite-gate-clock}'� yvggpt9_mux_fck@1040�ti,composite-mux-clock}I'�y@vhgpt9_fck�ti,composite-clock}ghper_32k_alwon_fck�fixed-factor-clock}I&1vigpio6_dbck@1000�ti,gate-clock}iy�v�gpio5_dbck@1000�ti,gate-clock}iy�v�gpio4_dbck@1000�ti,gate-clock}iy�v�gpio3_dbck@1000�ti,gate-clock}iy�v�gpio2_dbck@1000�ti,gate-clock}iy� v�wdt3_fck@1000�ti,wait-gate-clock}iy� v�per_l4_ick�fixed-factor-clock}H&1vjgpio6_ick@1010�ti,omap3-interface-clock}jy�v�gpio5_ick@1010�ti,omap3-interface-clock}jy�v�gpio4_ick@1010�ti,omap3-interface-clock}jy�v�gpio3_ick@1010�ti,omap3-interface-clock}jy�v�gpio2_ick@1010�ti,omap3-interface-clock}jy� v�wdt3_ick@1010�ti,omap3-interface-clock}jy� v�uart3_ick@1010�ti,omap3-interface-clock}jy� v�uart4_ick@1010�ti,omap3-interface-clock}jy�v�gpt9_ick@1010�ti,omap3-interface-clock}jy� v�gpt8_ick@1010�ti,omap3-interface-clock}jy� v�gpt7_ick@1010�ti,omap3-interface-clock}jy�v�gpt6_ick@1010�ti,omap3-interface-clock}jy�v�gpt5_ick@1010�ti,omap3-interface-clock}jy�v�gpt4_ick@1010�ti,omap3-interface-clock}jy�v�gpt3_ick@1010�ti,omap3-interface-clock}jy�v�gpt2_ick@1010�ti,omap3-interface-clock}jy�v�mcbsp2_ick@1010�ti,omap3-interface-clock}jy�v�mcbsp3_ick@1010�ti,omap3-interface-clock}jy�v�mcbsp4_ick@1010�ti,omap3-interface-clock}jy�v�mcbsp2_gate_fck@1000�ti,composite-gate-clock}�yvmcbsp3_gate_fck@1000�ti,composite-gate-clock}�yvmcbsp4_gate_fck@1000�ti,composite-gate-clock}�yvemu_src_mux_ck@1140� ti,mux-clock}'klmy@vnemu_src_ck�ti,clkdm-gate-clock}nvopclk_fck@1140�ti,divider-clock}o�y@pclkx2_fck@1140�ti,divider-clock}o�y@atclk_fck@1140�ti,divider-clock}o�y@traceclk_src_fck@1140� ti,mux-clock}'klm�y@vptraceclk_fck@1140�ti,divider-clock}p� y@secure_32k_fck� fixed-clock��vqgpt12_fck�fixed-factor-clock}q&1vwdt1_fck�fixed-factor-clock}q&1security_l4_ick2�fixed-factor-clock}H&1vraes1_ick@a14�ti,omap3-interface-clock}r�y rng_ick@a14�ti,omap3-interface-clock}ry �v�sha11_ick@a14�ti,omap3-interface-clock}ry �des1_ick@a14�ti,omap3-interface-clock}ry �cam_mclk@f00�ti,gate-clock}s�ylcam_ick@f10�!ti,omap3-no-wait-interface-clock}Hy�v�csi2_96m_fck@f00�ti,gate-clock}y�v�security_l3_ick�fixed-factor-clock}G&1vtpka_ick@a14�ti,omap3-interface-clock}ty �icr_ick@a10�ti,omap3-interface-clock}Sy �des2_ick@a10�ti,omap3-interface-clock}Sy �mspro_ick@a10�ti,omap3-interface-clock}Sy �mailboxes_ick@a10�ti,omap3-interface-clock}Sy �ssi_l4_ick�fixed-factor-clock}H&1v{sr1_fck@c00�ti,wait-gate-clock}'y �vsr2_fck@c00�ti,wait-gate-clock}'y �vsr_l4_ick�fixed-factor-clock}H&1dpll2_fck@40�ti,divider-clock}/�y@vudpll2_ck@4�ti,omap3-dpll-clock}'uy$@4���vvdpll2_m2_ck@44�ti,divider-clock}vyDvwiva2_ck@0�ti,wait-gate-clock}wy�v�modem_fck@a00�ti,omap3-interface-clock}'y �v�sad2d_ick@a10�ti,omap3-interface-clock}Gy �v�mad2d_ick@a18�ti,omap3-interface-clock}Gy �v�mspro_fck@a00�ti,wait-gate-clock}y �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock}(�y vxssi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock}(�y @$�vyssi_ssr_fck_3430es2�ti,composite-clock}xyvzssi_sst_fck_3430es2�fixed-factor-clock}z&1v hsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock}Ry �v�ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock}{y �v usim_gate_fck@c00�ti,composite-gate-clock}N� y v�sys_d2_ck�fixed-factor-clock}'&1v}omap_96m_d2_fck�fixed-factor-clock}N&1v~omap_96m_d4_fck�fixed-factor-clock}N&1vomap_96m_d8_fck�fixed-factor-clock}N&1v�omap_96m_d10_fck�fixed-factor-clock}N&1 v�dpll5_m2_d4_ck�fixed-factor-clock}|&1v�dpll5_m2_d8_ck�fixed-factor-clock}|&1v�dpll5_m2_d16_ck�fixed-factor-clock}|&1v�dpll5_m2_d20_ck�fixed-factor-clock}|&1v�usim_mux_fck@c40�ti,composite-mux-clock(}'}~�������y @v�usim_fck�ti,composite-clock}��usim_ick@c10�ti,omap3-interface-clock}Wy � v�dpll5_ck@d04�ti,omap3-dpll-clock}''y  $ L 4��v�dpll5_m2_ck@d50�ti,divider-clock}�y Pv|sgx_gate_fck@b00�ti,composite-gate-clock}/�y v�core_d3_ck�fixed-factor-clock}/&1v�core_d4_ck�fixed-factor-clock}/&1v�core_d6_ck�fixed-factor-clock}/&1v�omap_192m_alwon_fck�fixed-factor-clock}+&1v�core_d2_ck�fixed-factor-clock}/&1v�sgx_mux_fck@b40�ti,composite-mux-clock }���3����y @v�sgx_fck�ti,composite-clock}��vsgx_ick@b10�ti,wait-gate-clock}Gy �v�cpefuse_fck@a08�ti,gate-clock}'y �v�ts_fck@a08�ti,gate-clock}Iy �v�usbtll_fck@a08�ti,wait-gate-clock}|y �v�usbtll_ick@a18�ti,omap3-interface-clock}Sy �v�mmchs3_ick@a10�ti,omap3-interface-clock}Sy �v�mmchs3_fck@a00�ti,wait-gate-clock}y �v�dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock}��ylv�dss_ick_3430es2@e10�ti,omap3-dss-interface-clock}Hy�v�usbhost_120m_fck@1400�ti,gate-clock}|y�v�usbhost_48m_fck@1400�ti,dss-gate-clock}9y�v�usbhost_ick@1410�ti,omap3-dss-interface-clock}Hy�v�clockdomainscore_l3_clkdmti,clockdomain}��dpll3_clkdmti,clockdomain}#dpll1_clkdmti,clockdomain}per_clkdmti,clockdomainh}��������������������������emu_clkdmti,clockdomain}odpll4_clkdmti,clockdomain}%wkup_clkdmti,clockdomain$}���������dss_clkdmti,clockdomain}�����core_l4_clkdmti,clockdomain�}�������������������������������������cam_clkdmti,clockdomain}��iva2_clkdmti,clockdomain}�dpll2_clkdmti,clockdomain}vd2d_clkdmti,clockdomain }���dpll5_clkdmti,clockdomain}�sgx_clkdmti,clockdomain}�usbhost_clkdmti,clockdomain }���target-module@48320000ti,sysc-omap2ti,syscyH2H2 �revsysc�}V��fckick+ �H2counter@0ti,omap-counter32ky interrupt-controller@48200000ti,omap3-intc��yH vtarget-module@48056000ti,sysc-omap2ti,syscyH`H`,H`(�revsyscsyss�# � �}R�ick+ �H`dma-controller@0ti,omap3430-sdmati,omap-sdmay�  '`vgpio@48310000ti,omap3-gpioyH1��gpio14FV��gpio@49050000ti,omap3-gpioyI��gpio2FV��gpio@49052000ti,omap3-gpioyI ��gpio3FV��gpio@49054000ti,omap3-gpioyI@� �gpio4FV��gpio@49056000ti,omap3-gpioyI`�!�gpio5FV��vgpio@49058000ti,omap3-gpioyI��"�gpio6FV��vserial@4806a000ti,omap3-uartyH� bH�12�txrx�uart1��lserial@4806c000ti,omap3-uartyH�bI�34�txrx�uart2��lserial@49020000ti,omap3-uartyIbJ�56�txrx�uart3��lJdefaultX�i2c@48070000 ti,omap3-i2cyH��8��txrx+�i2c1�'�@twl@48yH�  ti,twl4030��JdefaultX��audioti,twl4030-audiocodecrtcti,twl4030-rtc� bciti,twl4030-bci� v��� �vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 �vdd_ehci�w@�w@�regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� vregulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0�v�regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5v�regulator-vusb1v8ti,twl4030-vusb1v8v�regulator-vusb3v1ti,twl4030-vusb3v1v�regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@�regulator-vsimti,twl4030-vsim�w@�-��v�gpioti,twl4030-gpioFV�������v�twl4030-usbti,twl4030-usb� ������ v pwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad�"2madcti,twl4030-madc�Ev�i2c@48072000 ti,omap3-i2cyH ��9��txrx+�i2c2 �disabledi2c@48060000 ti,omap3-i2cyH��=��txrx+�i2c3���JdefaultX�mailbox@48094000ti,omap3-mailbox�mailboxyH @�Wcudsp � �spi@48098000ti,omap2-mcspiyH ��A+�mcspi1�@�#$%&'()* �tx0rx0tx1rx1tx2rx2tx3rx3JdefaultX�spidev@0spidev��ly�spi@4809a000ti,omap2-mcspiyH ��B+�mcspi2� �+,-.�tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiyH ��[+�mcspi3� ��tx0rx0tx1rx1JdefaultX�spidev@0spidev��ly�spi@480ba000ti,omap2-mcspiyH ��0+�mcspi4��FG�tx0rx01w@480b2000 ti,omap3-1wyH �:�hdq1wmmc@4809c000ti,omap3-hsmmcyH ��S�mmc1��=>�txrx��JdefaultX����� ��mmc@480b4000ti,omap3-hsmmcyH @�V�mmc2�/0�txrxJdefaultX��� mmc@480ad000ti,omap3-hsmmcyH ��^�mmc3�MN�txrx �disabledmmu@480bd400-ti,omap2-iommuyH ����mmu_isp:vmmu@5d000000-ti,omap2-iommuy]���mmu_iva �disabledwdt@48314000 ti,omap3-wdtyH1@� �wd_timer2mcbsp@48074000ti,omap3-mcbspyH@��mpu �;< JcommontxrxZ��mcbsp1� �txrx}��fck �disabledtarget-module@480a0000ti,sysc-omap2ti,syscyH <H @H D�revsyscsyss��}��ick+ �H rng@0 ti,omap2-rngy �4mcbsp@49022000ti,omap3-mcbspyI �I�� �mpusidetone�>?JcommontxrxsidetoneZ�mcbsp2mcbsp2_sidetone�!"�txrx}���fckick�okayvmcbsp@49024000ti,omap3-mcbspyI@�I�� �mpusidetone�YZJcommontxrxsidetoneZ��mcbsp3mcbsp3_sidetone��txrx}��fckick�okayJdefaultXmcbsp@49026000ti,omap3-mcbspyI`��mpu �67 JcommontxrxZ��mcbsp4��txrx}�fcki �disabledmcbsp@48096000ti,omap3-mcbspyH `��mpu �QR JcommontxrxZ��mcbsp5��txrx}�fck �disabledsham@480c3000ti,omap3-sham�shamyH 0d�1�E�rx �disabledtarget-module@48318000ti,sysc-omap2-timerti,syscyH1�H1�H1��revsyscsyss�' �}��fckick+ �H1�z�timer@0ti,omap3430-timery�}�fck�%���Itarget-module@49032000ti,sysc-omap2-timerti,syscyI I I �revsyscsyss�' �}��fckick+ �I timer@0ti,omap3430-timery�&timer@49034000ti,omap3430-timeryI@�'�timer3timer@49036000ti,omap3430-timeryI`�(�timer4timer@49038000ti,omap3430-timeryI��)�timer5�timer@4903a000ti,omap3430-timeryI��*�timer6�timer@4903c000ti,omap3430-timeryI��+�timer7�timer@4903e000ti,omap3430-timeryI��,�timer8��timer@49040000ti,omap3430-timeryI�-�timer9�timer@48086000ti,omap3430-timeryH`�.�timer10�timer@48088000ti,omap3430-timeryH��/�timer11�target-module@48304000ti,sysc-omap2-timerti,syscyH0@H0@H0@�revsyscsyss�' �}��fckick+ �H0@timer@0ti,omap3430-timery�_��usbhstll@48062000 ti,usbhs-tllyH �N �usb_tll_hsusbhshost@48064000ti,usbhs-hostyH@ �usb_host_hs+� �ehci-phyohci@48064400ti,ohci-omap3yHD�Lehci@48064800 ti,ehci-omapyHH�Mgpmc@6e000000ti,omap3430-gpmc�gpmcyn����rxtx!-+��FV�0vnand@0,0ti,omap2-nand y �?N`swp~$�$���$��0�H"H36B+x-loader@0 TX-Loaderybootloaders@80000TU-Bootybootloaders_env@260000 TU-Boot Envy&kernel@280000TKernely(@filesystem@680000 TFile Systemyh�usb_otg_hs@480ab000ti,omap3-musbyH ��\]Jmcdma �usb_otg_hsZem v�   �usb2-phy�2dss@48050000 ti,omap3-dssyH�ok �dss_core}��fck+�JdefaultX dispc@48050400ti,omap3-dispcyH� �dss_dispc}��fckencoder@4804fc00 ti,omap3-dsiyH�H�@H� �protophypll� �disabled �dss_dsi1}�� �fcksys_clkencoder@48050800ti,omap3-rfbiyH �disabled �dss_rfbi}���fckickencoder@48050c00ti,omap3-vencyH  �disabled �dss_venc}��fckportendpoint� �vssi-controller@48058000 ti,omap3-ssi�ssi�okyH�H��sysgdd�GJgdd_mpu+� }z   �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portyH�H��txrx�CDssi-port@4805b000ti,omap3-ssi-portyH�H��txrx�EFpinmux@480025d8 ti,omap3-padconfpinctrl-singleyH%�$+���-�isp@480bc000 ti,omap3-ispyH ��H �|��~ l��ports+bandgap@48002524yH%$ti,omap34xx-bandgap�vtarget-module@480cb000ti,sysc-omap3430-srti,sysc�smartreflex_coreyH �$�sysc�}�fck+ �H �smartreflex@0ti,omap3-smartreflex-corey�target-module@480c9000ti,sysc-omap3430-srti,sysc�smartreflex_mpu_ivayH �$�sysc�}�fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivay�target-module@50000000ti,sysc-omap2ti,syscyP�rev}��fckick+ �P@opp-tableoperating-points-v2-ti-cpu~ vopp1-125000000�sY@ ������������opp2-250000000�沀 �g8g8g8�����opp3-500000000��e �O�O�O������opp4-550000000� �U� �txtxtx�����opp5-600000000�#�F ��p�p�p�����opp6-720000000�*�T ��p�p�p�����thermal-zonescpu_thermal�4�BN Omemory@80000000mmemoryy�hsusb2_power_regregulator-fixed �hsusb2_vbus�2Z��2Z� _�dpvhsusb2_phyusb-nop-xceiv u� vsoundti,omap-twl4030 �omap3beagle�regulator-mmc2-sdio-poweronregulator-fixed�regulator-mmc2-sdio-poweron�0��0� _d'v�gpio_poweroffJdefaultXgpio-poweroff �display panel-dpiTlcdJdefaultX � portendpoint�v panel-timing���P� ���(�V��� �    %backlightgpio-backlightJdefaultX �  5 compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2cpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinsphandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesstatusclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersreg-namesti,sysc-sidleti,sysc-maskti,sysc-midleti,syss-mask#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyspi-cphati,dual-voltpbias-supplyvmmc-supplyvqmmc-supplycd-gpiosbus-widthnon-removablecap-power-off-card#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorsgpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbspenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activedefault-on