� ����8�@(��%ti,omap3-beagleti,omap3430ti,omap3 +7TI OMAP3 BeagleBoardchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000 d/connector0 m/connector1cpus+cpu@0arm,cortex-a8vcpu���cpu�����pmu@54000000arm,cortex-a8-pmu�T���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-bus� + � pinmux@30 ti,omap3-padconfpinctrl-single�08+��6�Sdefaultak�pinmux_hsusb2_pins0s� � � � � � kpinmux_uart3_pinssnApk�pinmux_tfp410_pinss�k pinmux_dss_dpi_pins�s����������������������������k�pinmux_twl4030_pinss�Ak�scm_conf@270sysconsimple-bus�p0+ �p0kpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-��k�clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock���hk mcbsp5_fck�ti,composite-clock� k�mcbsp1_mux_fck@4�ti,composite-mux-clock���k mcbsp1_fck�ti,composite-clock� k�mcbsp2_mux_fck@4�ti,composite-mux-clock� ��kmcbsp2_fck�ti,composite-clock�k�mcbsp3_mux_fck@68�ti,composite-mux-clock� �hkmcbsp3_fck�ti,composite-clock�k�mcbsp4_mux_fck@68�ti,composite-mux-clock� ��hkmcbsp4_fck�ti,composite-clock�k�clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+��6�pinmux_gpio1_pinssAk�pinmux_twl4030_vpins sk�aes@480c5000 ti,omap3-aes�aes�H PP��AB�txrxprm@48306000 ti,omap3-prm�H0`@� clocks+virt_16_8m_ck� fixed-clock�Ykosc_sys_ck@d40� ti,mux-clock�� @ksys_ck@1270�ti,divider-clock���pk sys_clkout1@d70�ti,gate-clock�� p�dpll3_x2_ck�fixed-factor-clock�(3dpll3_m2x2_ck�fixed-factor-clock�(3kdpll4_x2_ck�fixed-factor-clock�(3corex2_fck�fixed-factor-clock�(3k!wkup_l4_ick�fixed-factor-clock� (3kPcorex2_d3_fck�fixed-factor-clock�!(3k�corex2_d5_fck�fixed-factor-clock�!(3k�clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clock�omap_32k_fck� fixed-clock��kBvirt_12m_ck� fixed-clock��kvirt_13m_ck� fixed-clock��]@kvirt_19200000_ck� fixed-clock�$�kvirt_26000000_ck� fixed-clock����kvirt_38_4m_ck� fixed-clock�I�kdpll4_ck@d00�ti,omap3-dpll-per-clock� � D 0kdpll4_m2_ck@d48�ti,divider-clock�?� Hk"dpll4_m2x2_mul_ck�fixed-factor-clock�"(3k#dpll4_m2x2_ck@d00�ti,gate-clock�#�� =k$omap_96m_alwon_fck�fixed-factor-clock�$(3k+dpll3_ck@d00�ti,omap3-dpll-core-clock� � @ 0kdpll3_m3_ck@1140�ti,divider-clock���@k%dpll3_m3x2_mul_ck�fixed-factor-clock�%(3k&dpll3_m3x2_ck@d00�ti,gate-clock�&� � =k'emu_core_alwon_ck�fixed-factor-clock�'(3kdsys_altclk� fixed-clock�k0mcbsp_clks� fixed-clock�kdpll3_m2_ck@d40�ti,divider-clock��� @kcore_ck�fixed-factor-clock�(3k(dpll1_fck@940�ti,divider-clock�(�� @k)dpll1_ck@904�ti,omap3-dpll-clock� )�  $ @ 4kdpll1_x2_ck�fixed-factor-clock�(3k*dpll1_x2m2_ck@944�ti,divider-clock�*� Dk>cm_96m_fck�fixed-factor-clock�+(3k,omap_96m_fck@d40� ti,mux-clock�, �� @kGdpll4_m3_ck@e40�ti,divider-clock�� �@k-dpll4_m3x2_mul_ck�fixed-factor-clock�-(3k.dpll4_m3x2_ck@d00�ti,gate-clock�.�� =k/omap_54m_fck@d40� ti,mux-clock�/0�� @k:cm_96m_d2_fck�fixed-factor-clock�,(3k1omap_48m_fck@d40� ti,mux-clock�10�� @k2omap_12m_fck�fixed-factor-clock�2(3kIdpll4_m4_ck@e40�ti,divider-clock��@k3dpll4_m4x2_mul_ck�ti,fixed-factor-clock�3Sank4dpll4_m4x2_ck@d00�ti,gate-clock�4�� =nk�dpll4_m5_ck@f40�ti,divider-clock�?�@k5dpll4_m5x2_mul_ck�ti,fixed-factor-clock�5Sank6dpll4_m5x2_ck@d00�ti,gate-clock�6�� =nkldpll4_m6_ck@1140�ti,divider-clock��?�@k7dpll4_m6x2_mul_ck�fixed-factor-clock�7(3k8dpll4_m6x2_ck@d00�ti,gate-clock�8�� =k9emu_per_alwon_ck�fixed-factor-clock�9(3keclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock�(�� pk;clkout2_src_mux_ck@d70�ti,composite-mux-clock�( ,:� pk<clkout2_src_ck�ti,composite-clock�;<k=sys_clkout2@d70�ti,divider-clock�=�@� p�mpu_ck�fixed-factor-clock�>(3k?arm_fck@924�ti,divider-clock�?� $emu_mpu_alwon_ck�fixed-factor-clock�?(3kfl3_ick@a40�ti,divider-clock�(� @k@l4_ick@a40�ti,divider-clock�@�� @kArm_ick@c40�ti,divider-clock�A�� @gpt10_gate_fck@a00�ti,composite-gate-clock� � � kCgpt10_mux_fck@a40�ti,composite-mux-clock�B �� @kDgpt10_fck�ti,composite-clock�CDgpt11_gate_fck@a00�ti,composite-gate-clock� � � kEgpt11_mux_fck@a40�ti,composite-mux-clock�B �� @kFgpt11_fck�ti,composite-clock�EFcore_96m_fck�fixed-factor-clock�G(3kmmchs2_fck@a00�ti,wait-gate-clock�� �k�mmchs1_fck@a00�ti,wait-gate-clock�� �k�i2c3_fck@a00�ti,wait-gate-clock�� �k�i2c2_fck@a00�ti,wait-gate-clock�� �k�i2c1_fck@a00�ti,wait-gate-clock�� �k�mcbsp5_gate_fck@a00�ti,composite-gate-clock�� � k mcbsp1_gate_fck@a00�ti,composite-gate-clock�� � k core_48m_fck�fixed-factor-clock�2(3kHmcspi4_fck@a00�ti,wait-gate-clock�H� �k�mcspi3_fck@a00�ti,wait-gate-clock�H� �k�mcspi2_fck@a00�ti,wait-gate-clock�H� �k�mcspi1_fck@a00�ti,wait-gate-clock�H� �k�uart2_fck@a00�ti,wait-gate-clock�H� �k�uart1_fck@a00�ti,wait-gate-clock�H� � k�core_12m_fck�fixed-factor-clock�I(3kJhdq_fck@a00�ti,wait-gate-clock�J� �k�core_l3_ick�fixed-factor-clock�@(3kKsdrc_ick@a10�ti,wait-gate-clock�K� �k�gpmc_fck�fixed-factor-clock�K(3core_l4_ick�fixed-factor-clock�A(3kLmmchs2_ick@a10�ti,omap3-interface-clock�L� �k�mmchs1_ick@a10�ti,omap3-interface-clock�L� �k�hdq_ick@a10�ti,omap3-interface-clock�L� �k�mcspi4_ick@a10�ti,omap3-interface-clock�L� �k�mcspi3_ick@a10�ti,omap3-interface-clock�L� �k�mcspi2_ick@a10�ti,omap3-interface-clock�L� �k�mcspi1_ick@a10�ti,omap3-interface-clock�L� �k�i2c3_ick@a10�ti,omap3-interface-clock�L� �k�i2c2_ick@a10�ti,omap3-interface-clock�L� �k�i2c1_ick@a10�ti,omap3-interface-clock�L� �k�uart2_ick@a10�ti,omap3-interface-clock�L� �k�uart1_ick@a10�ti,omap3-interface-clock�L� � k�gpt11_ick@a10�ti,omap3-interface-clock�L� � k�gpt10_ick@a10�ti,omap3-interface-clock�L� � k�mcbsp5_ick@a10�ti,omap3-interface-clock�L� � k�mcbsp1_ick@a10�ti,omap3-interface-clock�L� � k�omapctrl_ick@a10�ti,omap3-interface-clock�L� �k�dss_tv_fck@e00�ti,gate-clock�:��k�dss_96m_fck@e00�ti,gate-clock�G��k�dss2_alwon_fck@e00�ti,gate-clock� ��k�dummy_ck� fixed-clock�gpt1_gate_fck@c00�ti,composite-gate-clock� �� kMgpt1_mux_fck@c40�ti,composite-mux-clock�B � @kNgpt1_fck�ti,composite-clock�MNaes2_ick@a10�ti,omap3-interface-clock�L�� k�wkup_32k_fck�fixed-factor-clock�B(3kOgpio1_dbck@c00�ti,gate-clock�O� �k�sha12_ick@a10�ti,omap3-interface-clock�L� �k�wdt2_fck@c00�ti,wait-gate-clock�O� �k�wdt2_ick@c10�ti,omap3-interface-clock�P� �k�wdt1_ick@c10�ti,omap3-interface-clock�P� �k�gpio1_ick@c10�ti,omap3-interface-clock�P� �k�omap_32ksync_ick@c10�ti,omap3-interface-clock�P� �k�gpt12_ick@c10�ti,omap3-interface-clock�P� �k�gpt1_ick@c10�ti,omap3-interface-clock�P� �k�per_96m_fck�fixed-factor-clock�+(3k per_48m_fck�fixed-factor-clock�2(3kQuart3_fck@1000�ti,wait-gate-clock�Q�� k�gpt2_gate_fck@1000�ti,composite-gate-clock� ��kRgpt2_mux_fck@1040�ti,composite-mux-clock�B �@kSgpt2_fck�ti,composite-clock�RSgpt3_gate_fck@1000�ti,composite-gate-clock� ��kTgpt3_mux_fck@1040�ti,composite-mux-clock�B ��@kUgpt3_fck�ti,composite-clock�TUgpt4_gate_fck@1000�ti,composite-gate-clock� ��kVgpt4_mux_fck@1040�ti,composite-mux-clock�B ��@kWgpt4_fck�ti,composite-clock�VWgpt5_gate_fck@1000�ti,composite-gate-clock� ��kXgpt5_mux_fck@1040�ti,composite-mux-clock�B ��@kYgpt5_fck�ti,composite-clock�XYgpt6_gate_fck@1000�ti,composite-gate-clock� ��kZgpt6_mux_fck@1040�ti,composite-mux-clock�B ��@k[gpt6_fck�ti,composite-clock�Z[gpt7_gate_fck@1000�ti,composite-gate-clock� ��k\gpt7_mux_fck@1040�ti,composite-mux-clock�B ��@k]gpt7_fck�ti,composite-clock�\]gpt8_gate_fck@1000�ti,composite-gate-clock� � �k^gpt8_mux_fck@1040�ti,composite-mux-clock�B ��@k_gpt8_fck�ti,composite-clock�^_gpt9_gate_fck@1000�ti,composite-gate-clock� � �k`gpt9_mux_fck@1040�ti,composite-mux-clock�B ��@kagpt9_fck�ti,composite-clock�`aper_32k_alwon_fck�fixed-factor-clock�B(3kbgpio6_dbck@1000�ti,gate-clock�b��k�gpio5_dbck@1000�ti,gate-clock�b��k�gpio4_dbck@1000�ti,gate-clock�b��k�gpio3_dbck@1000�ti,gate-clock�b��k�gpio2_dbck@1000�ti,gate-clock�b�� k�wdt3_fck@1000�ti,wait-gate-clock�b�� k�per_l4_ick�fixed-factor-clock�A(3kcgpio6_ick@1010�ti,omap3-interface-clock�c��k�gpio5_ick@1010�ti,omap3-interface-clock�c��k�gpio4_ick@1010�ti,omap3-interface-clock�c��k�gpio3_ick@1010�ti,omap3-interface-clock�c��k�gpio2_ick@1010�ti,omap3-interface-clock�c�� k�wdt3_ick@1010�ti,omap3-interface-clock�c�� k�uart3_ick@1010�ti,omap3-interface-clock�c�� k�uart4_ick@1010�ti,omap3-interface-clock�c��k�gpt9_ick@1010�ti,omap3-interface-clock�c�� k�gpt8_ick@1010�ti,omap3-interface-clock�c�� k�gpt7_ick@1010�ti,omap3-interface-clock�c��k�gpt6_ick@1010�ti,omap3-interface-clock�c��k�gpt5_ick@1010�ti,omap3-interface-clock�c��k�gpt4_ick@1010�ti,omap3-interface-clock�c��k�gpt3_ick@1010�ti,omap3-interface-clock�c��k�gpt2_ick@1010�ti,omap3-interface-clock�c��k�mcbsp2_ick@1010�ti,omap3-interface-clock�c��k�mcbsp3_ick@1010�ti,omap3-interface-clock�c��k�mcbsp4_ick@1010�ti,omap3-interface-clock�c��k�mcbsp2_gate_fck@1000�ti,composite-gate-clock���kmcbsp3_gate_fck@1000�ti,composite-gate-clock���kmcbsp4_gate_fck@1000�ti,composite-gate-clock���kemu_src_mux_ck@1140� ti,mux-clock� def�@kgemu_src_ck�ti,clkdm-gate-clock�gkhpclk_fck@1140�ti,divider-clock�h��@pclkx2_fck@1140�ti,divider-clock�h��@atclk_fck@1140�ti,divider-clock�h��@traceclk_src_fck@1140� ti,mux-clock� def��@kitraceclk_fck@1140�ti,divider-clock�i� �@secure_32k_fck� fixed-clock��kjgpt12_fck�fixed-factor-clock�j(3wdt1_fck�fixed-factor-clock�j(3security_l4_ick2�fixed-factor-clock�A(3kkaes1_ick@a14�ti,omap3-interface-clock�k�� rng_ick@a14�ti,omap3-interface-clock�k� �k�sha11_ick@a14�ti,omap3-interface-clock�k� �des1_ick@a14�ti,omap3-interface-clock�k� �cam_mclk@f00�ti,gate-clock�l��ncam_ick@f10�!ti,omap3-no-wait-interface-clock�A��k�csi2_96m_fck@f00�ti,gate-clock���k�security_l3_ick�fixed-factor-clock�@(3kmpka_ick@a14�ti,omap3-interface-clock�m� �icr_ick@a10�ti,omap3-interface-clock�L� �des2_ick@a10�ti,omap3-interface-clock�L� �mspro_ick@a10�ti,omap3-interface-clock�L� �mailboxes_ick@a10�ti,omap3-interface-clock�L� �ssi_l4_ick�fixed-factor-clock�A(3ktsr1_fck@c00�ti,wait-gate-clock� � �ksr2_fck@c00�ti,wait-gate-clock� � �ksr_l4_ick�fixed-factor-clock�A(3dpll2_fck@40�ti,divider-clock�(��@kndpll2_ck@4�ti,omap3-dpll-clock� n�$@4���kodpll2_m2_ck@44�ti,divider-clock�o�Dkpiva2_ck@0�ti,wait-gate-clock�p��k�modem_fck@a00�ti,omap3-interface-clock� � �k�sad2d_ick@a10�ti,omap3-interface-clock�@� �k�mad2d_ick@a18�ti,omap3-interface-clock�@� �k�mspro_fck@a00�ti,wait-gate-clock�� �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock�!�� kqssi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock�!�� @$�krssi_ssr_fck_3430es2�ti,composite-clock�qrksssi_sst_fck_3430es2�fixed-factor-clock�s(3k�hsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock�K� �k�ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock�t� �k�usim_gate_fck@c00�ti,composite-gate-clock�G� � ksys_d2_ck�fixed-factor-clock� (3kvomap_96m_d2_fck�fixed-factor-clock�G(3kwomap_96m_d4_fck�fixed-factor-clock�G(3kxomap_96m_d8_fck�fixed-factor-clock�G(3kyomap_96m_d10_fck�fixed-factor-clock�G(3 kzdpll5_m2_d4_ck�fixed-factor-clock�u(3k{dpll5_m2_d8_ck�fixed-factor-clock�u(3k|dpll5_m2_d16_ck�fixed-factor-clock�u(3k}dpll5_m2_d20_ck�fixed-factor-clock�u(3k~usim_mux_fck@c40�ti,composite-mux-clock(� vwxyz{|}~�� @k�usim_fck�ti,composite-clock��usim_ick@c10�ti,omap3-interface-clock�P� � k�dpll5_ck@d04�ti,omap3-dpll-clock� �  $ L 4��k�dpll5_m2_ck@d50�ti,divider-clock��� Pkusgx_gate_fck@b00�ti,composite-gate-clock�(�� k�core_d3_ck�fixed-factor-clock�((3k�core_d4_ck�fixed-factor-clock�((3k�core_d6_ck�fixed-factor-clock�((3k�omap_192m_alwon_fck�fixed-factor-clock�$(3k�core_d2_ck�fixed-factor-clock�((3k�sgx_mux_fck@b40�ti,composite-mux-clock ����,����� @k�sgx_fck�ti,composite-clock���ksgx_ick@b10�ti,wait-gate-clock�@� �k�cpefuse_fck@a08�ti,gate-clock� � �k�ts_fck@a08�ti,gate-clock�B� �k�usbtll_fck@a08�ti,wait-gate-clock�u� �k�usbtll_ick@a18�ti,omap3-interface-clock�L� �k�mmchs3_ick@a10�ti,omap3-interface-clock�L� �k�mmchs3_fck@a00�ti,wait-gate-clock�� �k�dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock����nk�dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�A��k�usbhost_120m_fck@1400�ti,gate-clock�u��k�usbhost_48m_fck@1400�ti,dss-gate-clock�2��k�usbhost_ick@1410�ti,omap3-dss-interface-clock�A��k�clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainh���������������������������emu_clkdmti,clockdomain�hdpll4_clkdmti,clockdomain�wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain���������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�od2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����counter@48320000ti,omap-counter32k�H2  �counter_32kinterrupt-controller@48200000ti,omap3-intc��H ktarget-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`(�revsyscsyss�# � ��K�ick+ �H`dma-controller@0ti,omap3430-sdmati,omap-sdma��  )`kgpio@48310000ti,omap3-gpio�H1��gpio16HX�Sdefaulta�k gpio@49050000ti,omap3-gpio�I��gpio2HX�gpio@49052000ti,omap3-gpio�I ��gpio3HX�gpio@49054000ti,omap3-gpio�I@� �gpio4HX�gpio@49056000ti,omap3-gpio�I`�!�gpio5HX�kgpio@49058000ti,omap3-gpio�I��"�gpio6HX�k serial@4806a000ti,omap3-uart�H� dH�12�txrx�uart1��lserial@4806c000ti,omap3-uart�H�dI�34�txrx�uart2��lserial@49020000ti,omap3-uart�IdJ�n�56�txrx�uart3��lSdefaulta�i2c@48070000 ti,omap3-i2c�H��8��txrx+�i2c1�'�@twl@48�H�  ti,twl4030�Sdefaulta��audioti,twl4030-audiocodecrtcti,twl4030-rtc� bciti,twl4030-bci� x��� �vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 �vdd_ehci�w@�w@�regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� kregulator-vdacti,twl4030-vdac�w@�w@k�regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0�k�regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5k�regulator-vusb1v8ti,twl4030-vusb1v8k�regulator-vusb3v1ti,twl4030-vusb3v1k�regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@�regulator-vsimti,twl4030-vsim�w@�-��k�gpioti,twl4030-gpioHX������ktwl4030-usbti,twl4030-usb� ������k�pwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad�$4madcti,twl4030-madc�Gk�i2c@48072000 ti,omap3-i2c�H ��9��txrx+�i2c2i2c@48060000 ti,omap3-i2c�H��=��txrx+�i2c3���kmailbox@48094000ti,omap3-mailbox�mailbox�H @�Yewdsp � �spi@48098000ti,omap2-mcspi�H ��A+�mcspi1�@�#$%&'()* �tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi�H ��B+�mcspi2� �+,-.�tx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H ��[+�mcspi3� ��tx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H ��0+�mcspi4��FG�tx0rx01w@480b2000 ti,omap3-1w�H �:�hdq1wmmc@4809c000ti,omap3-hsmmc�H ��S�mmc1��=>�txrx�������mmc@480b4000ti,omap3-hsmmc�H @�V�mmc2�/0�txrx �disabledmmc@480ad000ti,omap3-hsmmc�H ��^�mmc3�MN�txrx �disabledmmu@480bd400�ti,omap2-iommu�H ����mmu_isp�kmmu@5d000000�ti,omap2-iommu�]���mmu_iva �disabledwdt@48314000 ti,omap3-wdt�H1@� �wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@��mpu �;< commontxrx��mcbsp1� �txrx���fck �disabledtarget-module@480a0000ti,sysc-omap2ti,sysc�H <H @H D�revsyscsyss�����ick+ �H rng@0 ti,omap2-rng� �4mcbsp@49022000ti,omap3-mcbsp�I �I�� �mpusidetone�>?commontxrxsidetone�mcbsp2mcbsp2_sidetone�!"�txrx����fckick�okayk mcbsp@49024000ti,omap3-mcbsp�I@�I�� �mpusidetone�YZcommontxrxsidetone��mcbsp3mcbsp3_sidetone��txrx����fckick �disabledmcbsp@49026000ti,omap3-mcbsp�I`��mpu �67 commontxrx��mcbsp4��txrx���fck- �disabledmcbsp@48096000ti,omap3-mcbsp�H `��mpu �QR commontxrx��mcbsp5��txrx���fck �disabledsham@480c3000ti,omap3-sham�sham�H 0d�1�E�rxtimer@48318000ti,omap3430-timer�H1��%�timer1>timer@49032000ti,omap3430-timer�I �&�timer2timer@49034000ti,omap3430-timer�I@�'�timer3timer@49036000ti,omap3430-timer�I`�(�timer4timer@49038000ti,omap3430-timer�I��)�timer5Mtimer@4903a000ti,omap3430-timer�I��*�timer6Mtimer@4903c000ti,omap3430-timer�I��+�timer7Mtimer@4903e000ti,omap3430-timer�I��,�timer8ZMtimer@49040000ti,omap3430-timer�I�-�timer9Ztimer@48086000ti,omap3430-timer�H`�.�timer10Ztimer@48088000ti,omap3430-timer�H��/�timer11Ztimer@48304000ti,omap3430-timer�H0@�_�timer12>gusbhstll@48062000 ti,usbhs-tll�H �N �usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ �usb_host_hs+� wehci-phyohci@48064400ti,ohci-omap3�HD�L�ehci@48064800 ti,ehci-omap�HH�M��gpmc@6e000000ti,omap3430-gpmc�gpmc�n����rxtx��+�HX�ok�0k�nand@0,0ti,omap2-nand � ���ham1 ���+��$$)8K$^l0{��H�H�6�partition@0 �X-Loader�partition@80000�U-Boot�partition@1c0000 �U-Boot Env�&partition@280000�Kernel�(@partition@780000 �Filesystem�h�usb_otg_hs@480ab000ti,omap3-musb�H ��\]mcdma �usb_otg_hs��� � ��� usb2-phy 2dss@48050000 ti,omap3-dss�H�ok �dss_core���fck+�Sdefaulta�dispc@48050400ti,omap3-dispc�H� �dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� �protophypll� �disabled �dss_dsi1��� �fcksys_clkencoder@48050800ti,omap3-rfbi�H �disabled �dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H �ok �dss_venc���fck$�portendpoint0�@kportendpoint0�Lk ssi-controller@48058000 ti,omap3-ssi�ssi�ok�H�H��sysgdd�Ggdd_mpu+� �s�� �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H��txrx�CDssi-port@4805b000ti,omap3-ssi-port�H�H��txrx�EFpinmux@480025d8 ti,omap3-padconfpinctrl-single�H%�$+��6�Sdefaultapinmux_hsusb2_2_pins0s   " kisp@480bc000 ti,omap3-isp�H ��H �|�W�l^�ports+bandgap@48002524�H%$ti,omap34xx-bandgapjktarget-module@480cb000ti,sysc-omap3430-srti,sysc�smartreflex_core�H �$�sysc���fck+ �H �smartreflex@0ti,omap3-smartreflex-core��target-module@480c9000ti,sysc-omap3430-srti,sysc�smartreflex_mpu_iva�H �$�sysc���fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva��target-module@50000000ti,sysc-omap2ti,sysc�P�rev���fckick+ �P@opp-tableoperating-points-v2-ti-cpu�kopp1-125000000�sY@ ������������opp2-250000000�沀 �g8g8g8������opp3-500000000��e �O�O�O������opp4-550000000� �U� �txtxtx�����opp5-600000000�#�F ��p�p�p�����opp6-720000000�*�T ��p�p�p������thermal-zonescpu_thermal�����N �memory@80000000vmemory��leds gpio-ledspmu_stat�beagleboard::pmu_stat �heartbeat�beagleboard::usr0 � �heartbeatmmc�beagleboard::usr1 ��mmc0hsusb2_power_regregulator-fixed �hsusb2_vbus�2Z��2Z� pkhsusb2_phyusb-nop-xceiv *6k�soundti,omap-twl4030 Aomap3beagleJ gpio_keys gpio-keysuser�user � S^encoder0 ti,tfp410 l Sdefaulta ports+port@0�endpoint0 k�port@1�endpoint0kconnector0dvi-connector�dvi|�portendpoint0kconnector1svideo-connector�tvportendpoint0k�etb@540000000"arm,coresight-etb10arm,primecell�T��h �apb_pclkin-portsportendpoint0ketm@54010000"arm,coresight-etm3xarm,primecell�T�h �apb_pclkout-portsportendpoint0k compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2display0display1device_typeregclocksclock-namesclock-latencyoperating-points-v2cpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersreg-namesti,sysc-maskti,sysc-midleti,sysc-sidleti,syss-mask#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthstatus#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsti,nand-ecc-optrb-gpiosnand-bus-widthgpmc,device-widthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorslinux,default-triggergpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbsplinux,codewakeup-sourcepowerdown-gpiosdigitalddc-i2c-bus