� ��c8\�(U\�Samsung Galaxy S5!samsung,klteqcom,msm8974,reserved-memory=mpss@8000000DHmba@d100000D Hreserved@d200000D �Hadsp@dc00000D ��HOvenus@f500000DPPHsmem@fa00000D� HOtz@fc00000D�Hrfsa@fd60000D�Hrmtfs@fd80000D�Hcpus W cpu@0 !qcom,kraitbqcom,kpss-acc-v2pcpuD|���O2cpu@1 !qcom,kraitbqcom,kpss-acc-v2pcpuD|���O4cpu@2 !qcom,kraitbqcom,kpss-acc-v2pcpuD|�� �O6cpu@3 !qcom,kraitbqcom,kpss-acc-v2pcpuD|� � �O8l2-cache!cache�� Oidle-statesspc#!qcom,idle-state-spcarm,idle-state������OmemorypmemoryDthermal-zonescpu-thermal0��� tripstrip0!$�-�wpassivetrip1!��-� wcriticalcpu-thermal1��� tripstrip0!$�-�wpassivetrip1!��-� wcriticalcpu-thermal2��� tripstrip0!$�-�wpassivetrip1!��-� wcriticalcpu-thermal3��� tripstrip0!$�-�wpassivetrip1!��-� wcriticalq6-dsp-thermal��� tripstrip-point0!_�-�whotmodemtx-thermal��� tripstrip-point0!_�-�whotvideo-thermal��� tripstrip-point0!s-�whotwlan-thermal��� tripstrip-point0!�(-�whotgpu-thermal-top��� tripstrip-point0!_�-�whotgpu-thermal-bottom��� tripstrip-point0!_�-�whotcpu-pmu!qcom,krait-pmu Wclocksxo_board !fixed-clock8E$�Osleep_clk !fixed-clock8E�timer!arm,armv7-timer0WE$�adsp-pil!qcom,msm8974-adsp-pil@U�#iwdogfatalreadyhandoverstop-acky��xo���stopsmem !qcom,smem���smp2p-adsp !qcom,smp2p���, W� � �master-kernelmaster-kernel&Oslave-kernel slave-kernel=ROsmp2p-modem !qcom,smp2p���, W ��master-kernelmaster-kernel&slave-kernel slave-kernel=Rsmp2p-wcnss !qcom,smp2p���, W� ��master-kernelmaster-kernel&slave-kernel slave-kernel=Rsmsm !qcom,smsm c  n  yapps@0D&modem@1D W=Radsp@2D W�=Rwcnss@7D W�=Rfirmwarescm !qcom,scm�����corebusifacesoc= !simple-businterrupt-controller@f9000000!qcom,msm-qgic2=RD�� Osyscon@f9011000!sysconD�Oqfprom@fc4bc000 !qcom,qfpromD�K�calib@d0D�Obackup@440D@Othermal-sensor@fc4a9000!qcom,msm8974-tsensD�J��J���calibcalib_backup�  W�iuplow�O timer@f9020000=!arm,armv7-timer-memD�E$�frame@f9021000�WD�� frame@f9023000� W D�0 �disabledframe@f9024000� W D�@ �disabledframe@f9025000� W D�P �disabledframe@f9026000� W D�` �disabledframe@f9027000� W D�p �disabledframe@f9028000� WD�� �disabledpower-controller@f9089000%!qcom,msm8974-saw2-v2.1-cpuqcom,saw2D����Opower-controller@f9099000%!qcom,msm8974-saw2-v2.1-cpuqcom,saw2D� ���Opower-controller@f90a9000%!qcom,msm8974-saw2-v2.1-cpuqcom,saw2D� ���O power-controller@f90b9000%!qcom,msm8974-saw2-v2.1-cpuqcom,saw2D� ���O power-controller@f9012000 !qcom,saw2D� �O clock-controller@f9088000!qcom,kpss-acc-v2D����Oclock-controller@f9098000!qcom,kpss-acc-v2D� ���Oclock-controller@f90a8000!qcom,kpss-acc-v2D� ���Oclock-controller@f90b8000!qcom,kpss-acc-v2D� ���O restart@fc4ab000 !qcom,psholdD�J�clock-controller@fc400000!qcom,gcc-msm8974pro8��D�@@Osyscon@fd4a0000!sysconD�Jsyscon@fd484000!sysconD�H@ Oclock-controller@fd8c0000!qcom,mmcc-msm89748��D��`O:tcsr-mutex!qcom,tcsr-mutex � Omemory@fc428000!qcom,rpm-msg-ramD�B�@Oserial@f991d000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmD��� Wk�eW �coreiface �disabledserial@f991e000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmD��� Wl�gW �coreiface�oksdhci@f9824900%!qcom,msm8974-sdhciqcom,sdhci-msm-v4D��I��@hc_memcore_memW{�ihc_irqpwr_irq$���10�coreifacexocalsleep �disabledsdhci@f9864900%!qcom,msm8974-sdhciqcom,sdhci-msm-v4D��I��@hc_memcore_memW�ihc_irqpwr_irq����coreifacexo �disabledsdhci@f98a4900%!qcom,msm8974-sdhciqcom,sdhci-msm-v4D��I��@hc_memcore_memW}�ihc_irqpwr_irq����coreifacexo �disabledusb@f9a55000 !qcom,ci-hdrcD��P��R W��  �ifacecore# 3xh�H Ocore[ulpidotgl}usb-phy �disabled�Oulpiphy@a(!qcom,usb-hs-phy-msm8974qcom,usb-hs-phy� � �refsleepH Ophypor �disabledphy@b(!qcom,usb-hs-phy-msm8974qcom,usb-hs-phy� � �refsleepH Ophypor �disabledrng@f9bff000 !qcom,prngD������corepinctrl@fd510000!qcom,msm8974-pinctrlD�Q@��=R W�i2c@f9923000 �disabled!qcom,i2c-qup-v2.1.1D��0 W_�YW �coreifacei2c@f9924000 �disabled!qcom,i2c-qup-v2.1.1D��@ W`�[W �coreifacei2c@f9925000 �disabled!qcom,i2c-qup-v2.1.1D��P Wa�]W �coreifacei2c@f9964000 �disabled!qcom,i2c-qup-v2.1.1D��@ Wf�uq �coreifacei2c@f9967000 �disabled!qcom,i2c-qup-v2.1.1D��p Wi�{q �coreiface��txrxi2c@f9968000 �disabled!qcom,i2c-qup-v2.1.1D��� Wj�}q �coreifacespmi@fc4cf000!qcom,spmi-pmic-arbcoreintrcnfgD�L��L��L� iperiph_irq W���=Rpm8841@4!qcom,pm8841qcom,spmi-pmicDmpps@a000!qcom,pm8841-mppqcom,spmi-mppD���@W����temp-alarm@2400!qcom,spmi-temp-alarmD$W$pm8841@5!qcom,pm8841qcom,spmi-pmicDpm8941@0!qcom,pm8941qcom,spmi-pmicDrtc@6000!qcom,pm8941-rtcD`a rtcalarmWapwrkey@800!qcom,pm8941-pwrkeyDW�= �misc@900!qcom,pm8941-miscD W iusb_idcharger@1000!qcom,pm8941-chargerD�WOichg-donechg-fastchg-trklbat-temp-okbat-presentchg-goneusb-validdc-valid�otg-vbusgpios@c000 !qcom,pm8941-gpioqcom,spmi-gpioD���$�=ROboost-bypassgpio21 normalO?mpps@a000!qcom,pm8941-mppqcom,spmi-mppD����W��������temp-alarm@2400!qcom,spmi-temp-alarmD$W$ thermal�vadc@3100!qcom,spmi-vadcD1W11Obat_tempD0die_tempDref_625mvD ref_1250vD ref_gndDref_vddDvbat_snsDiadc@3600 !qcom,pm8941-iadcqcom,spmi-iadcD6W6C'coincell@2800!qcom,pm8941-coincellD( �disabledpm8941@1!qcom,pm8941qcom,spmi-pmicDwled@d800!qcom,pm8941-wledD� ebacklight �disabledregulators!qcom,pm8941-regulators W��iocp-5vs1ocp-5vs2k s4zLK@�LK@��O 5vs1����� &BO5vs2����� &Bdma-controller@f9944000!qcom,bam-v1.4.0D��@� W��q�bam_clkY�Oetr@fc322000 !arm,coresight-tmcarm,primecellD�2 �!! �apb_pclkatclkin-portsportendpointd"O$tpiu@fc318000!!arm,coresight-tpiuarm,primecellD�1��!! �apb_pclkatclkin-portsportendpointd#O%replicator@fc31c000/!arm,coresight-dynamic-replicatorarm,primecellD�1��!! �apb_pclkatclkout-portsport@0Dendpointd$O"port@1Dendpointd%O#in-portsportendpointd&O'etf@fc307000 !arm,coresight-tmcarm,primecellD�0p�!! �apb_pclkatclkout-portsportendpointd'O&in-portsportendpointd(O*funnel@fc31b000+!arm,coresight-dynamic-funnelarm,primecellD�1��!! �apb_pclkatclkin-portsport@1Dendpointd)O,out-portsportendpointd*O(funnel@fc31a000+!arm,coresight-dynamic-funnelarm,primecellD�1��!! �apb_pclkatclkin-portsport@5Dendpointd+O1out-portsportendpointd,O)funnel@fc345000+!arm,coresight-dynamic-funnelarm,primecellD�4P�!! �apb_pclkatclkin-portsport@0Dendpointd-O3port@1Dendpointd.O5port@2Dendpointd/O7port@3Dendpointd0O9out-portsportendpointd1O+etm@fc33c000"!arm,coresight-etm4xarm,primecellD�3��!! �apb_pclkatclkt2out-portsportendpointd3O-etm@fc33d000"!arm,coresight-etm4xarm,primecellD�3��!! �apb_pclkatclkt4out-portsportendpointd5O.etm@fc33e000"!arm,coresight-etm4xarm,primecellD�3��!! �apb_pclkatclkt6out-portsportendpointd7O/etm@fc33f000"!arm,coresight-etm4xarm,primecellD�3��!! �apb_pclkatclkt8out-portsportendpointd9O0mdss@fd900000 �disabled !qcom,mdssD����@mdss_physvbif_physx:�:]:^:m�ifacebusvsync WH=R=O;mdp@fd900000 �disabled !qcom,mdp5D��  mdp_phys,;W �:]:^:i:m�ifacebuscorevsyncportsport@0Dendpointd<O>dsi@fd922800 �disabled!qcom,mdss-dsi-ctrlD��(� dsi_ctrl,;W#:!:�==8�:i:]:^:_:k:d:n-�mdp_coreifacebusbytepixelcorecore_mmss�=}dsi-phyportsport@0Dendpointd>O<port@1Dendpointdsi-phy@fd922a00 �disabled!qcom,dsi-phy-28nm-hpmD��*���+���-�0"dsi_plldsi_phydsi_phy_regulator8���:]�ifaceO=imem@fe805000 �disabled!sysconsimple-mfdD��Preboot-mode!syscon-reboot-mode�\smd !qcom,smdadsp W� ��modem W � �rpm W� ��rpm_requests!qcom,rpm-msm8974 �rpm_requestsclock-controller!qcom,rpmcc-msm8974qcom,rpmcc8O!pm8841-regulators!qcom,rpm-pm8841-regulatorss1s2Os3s4s5s6s7s8pm8941-regulators!qcom,rpm-pm8941-regulatorss1s2s3l1l2l3l4l5l6l7l8l9l10l11l12l13l14l15l16l17l18l19l20l21l22l23l24lvs1lvs2lvs3vreg-boost!regulator-fixed �vreg-boostz0��0��� )default7?vreg-vph-pwr!regulator-fixed�vph-pwrz6��6��aliasesA/soc/serial@f991d000chosenIserial0:115200n8 #address-cells#size-cellsmodelcompatibleinterrupt-parentrangesregno-mapphandleinterruptsenable-methoddevice_typenext-level-cacheqcom,accqcom,sawcpu-idle-statescache-levelentry-latency-usexit-latency-usmin-residency-uspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresis#clock-cellsclock-frequencyinterrupts-extendedinterrupt-namescx-supplyclocksclock-namesmemory-regionqcom,smem-statesqcom,smem-state-namesqcom,rpm-msg-ramhwlocksqcom,smemqcom,ipcqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsqcom,ipc-1qcom,ipc-2qcom,ipc-3nvmem-cellsnvmem-cell-names#qcom,sensors#thermal-sensor-cellsframe-numberstatusregulator#reset-cells#power-domain-cellssyscon#hwlock-cellsreg-namesassigned-clocksassigned-clock-ratesresetsreset-namesphy_typedr_modeahb-burst-configphy-names#phy-cellsgpio-controller#gpio-cellsdmasdma-namesqcom,eeqcom,channeldebouncebias-pull-upusb-otg-in-supplygpio-rangespinsfunctionio-channelsio-channel-names#io-channel-cellsqcom,external-resistor-micro-ohmslabelvin_5vs-supplyregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-pull-downregulator-over-current-protectionqcom,ocp-max-retriesqcom,ocp-retry-delayqcom,vs-soft-start-strengthregulator-initial-mode#dma-cellsremote-endpointcpupower-domainsassigned-clock-parentsphysqcom,dsi-phy-indexoffsetqcom,smd-edgeqcom,smd-channelsregulator-nameregulator-always-onregulator-boot-ongpioenable-active-highpinctrl-namespinctrl-0serial0stdout-path