� ���u8�,( I��Pgumstix,omap3-overo-summitgumstix,omap3-overoti,omap3630ti,omap36xxti,omap3 +/7OMAP36xx/AM37xx/DM37xx Gumstix Overo on Summitchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000 l/connectorcpus+cpu@0arm,cortex-a8ucpu���cpu�����pmu@54000000arm,cortex-a8-pmu�T���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-bus� + � pinmux@30 ti,omap3-padconfpinctrl-single�08+��4�Qdefault_i�pinmux_uart2_pins q<>@Bi�pinmux_i2c1_pinsq��i�pinmux_mmc1_pins0qi�pinmux_mmc2_pins0q(*,.02i�pinmux_w3cbw003c_pinsq�lipinmux_hsusb2_pins@q� � � � � � ��ipinmux_twl4030_pinsq�Ai�pinmux_i2c3_pinsq��i�pinmux_uart3_pinsqnpi�pinmux_dss_dpi_pins�q����������������������������iscm_conf@270sysconsimple-bus�p0+ �p0ipbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-��i�clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock���hi mcbsp5_fck�ti,composite-clock� i�mcbsp1_mux_fck@4�ti,composite-mux-clock���i mcbsp1_fck�ti,composite-clock� i�mcbsp2_mux_fck@4�ti,composite-mux-clock� ��imcbsp2_fck�ti,composite-clock�i�mcbsp3_mux_fck@68�ti,composite-mux-clock� �himcbsp3_fck�ti,composite-clock�i�mcbsp4_mux_fck@68�ti,composite-mux-clock� ��himcbsp4_fck�ti,composite-clock�i�clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+��4�pinmux_twl4030_vpins qi�aes@480c5000 ti,omap3-aes�aes�H PP��AB�txrxprm@48306000 ti,omap3-prm�H0`@� clocks+virt_16_8m_ck� fixed-clock�Yiosc_sys_ck@d40� ti,mux-clock�� @isys_ck@1270�ti,divider-clock���pi sys_clkout1@d70�ti,gate-clock�� p�dpll3_x2_ck�fixed-factor-clock�&1dpll3_m2x2_ck�fixed-factor-clock�&1idpll4_x2_ck�fixed-factor-clock�&1corex2_fck�fixed-factor-clock�&1i!wkup_l4_ick�fixed-factor-clock� &1iPcorex2_d3_fck�fixed-factor-clock�!&1i�corex2_d5_fck�fixed-factor-clock�!&1i�clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clock�omap_32k_fck� fixed-clock��iBvirt_12m_ck� fixed-clock��ivirt_13m_ck� fixed-clock��]@ivirt_19200000_ck� fixed-clock�$�ivirt_26000000_ck� fixed-clock����ivirt_38_4m_ck� fixed-clock�I�idpll4_ck@d00�ti,omap3-dpll-per-j-type-clock� � D 0idpll4_m2_ck@d48�ti,divider-clock�?� Hi"dpll4_m2x2_mul_ck�fixed-factor-clock�"&1i#dpll4_m2x2_ck@d00�ti,hsdiv-gate-clock�#�� ;i$omap_96m_alwon_fck�fixed-factor-clock�$&1i+dpll3_ck@d00�ti,omap3-dpll-core-clock� � @ 0idpll3_m3_ck@1140�ti,divider-clock���@i%dpll3_m3x2_mul_ck�fixed-factor-clock�%&1i&dpll3_m3x2_ck@d00�ti,hsdiv-gate-clock�&� � ;i'emu_core_alwon_ck�fixed-factor-clock�'&1idsys_altclk� fixed-clock�i0mcbsp_clks� fixed-clock�idpll3_m2_ck@d40�ti,divider-clock��� @icore_ck�fixed-factor-clock�&1i(dpll1_fck@940�ti,divider-clock�(�� @i)dpll1_ck@904�ti,omap3-dpll-clock� )�  $ @ 4idpll1_x2_ck�fixed-factor-clock�&1i*dpll1_x2m2_ck@944�ti,divider-clock�*� Di>cm_96m_fck�fixed-factor-clock�+&1i,omap_96m_fck@d40� ti,mux-clock�, �� @iGdpll4_m3_ck@e40�ti,divider-clock�� �@i-dpll4_m3x2_mul_ck�fixed-factor-clock�-&1i.dpll4_m3x2_ck@d00�ti,hsdiv-gate-clock�.�� ;i/omap_54m_fck@d40� ti,mux-clock�/0�� @i:cm_96m_d2_fck�fixed-factor-clock�,&1i1omap_48m_fck@d40� ti,mux-clock�10�� @i2omap_12m_fck�fixed-factor-clock�2&1iIdpll4_m4_ck@e40�ti,divider-clock��@i3dpll4_m4x2_mul_ck�ti,fixed-factor-clock�3Q_li4dpll4_m4x2_ck@d00�ti,gate-clock�4�� ;li�dpll4_m5_ck@f40�ti,divider-clock�?�@i5dpll4_m5x2_mul_ck�ti,fixed-factor-clock�5Q_li6dpll4_m5x2_ck@d00�ti,hsdiv-gate-clock�6�� ;lildpll4_m6_ck@1140�ti,divider-clock��?�@i7dpll4_m6x2_mul_ck�fixed-factor-clock�7&1i8dpll4_m6x2_ck@d00�ti,hsdiv-gate-clock�8�� ;i9emu_per_alwon_ck�fixed-factor-clock�9&1ieclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock�(�� pi;clkout2_src_mux_ck@d70�ti,composite-mux-clock�( ,:� pi<clkout2_src_ck�ti,composite-clock�;<i=sys_clkout2@d70�ti,divider-clock�=�@� pmpu_ck�fixed-factor-clock�>&1i?arm_fck@924�ti,divider-clock�?� $emu_mpu_alwon_ck�fixed-factor-clock�?&1ifl3_ick@a40�ti,divider-clock�(� @i@l4_ick@a40�ti,divider-clock�@�� @iArm_ick@c40�ti,divider-clock�A�� @gpt10_gate_fck@a00�ti,composite-gate-clock� � � iCgpt10_mux_fck@a40�ti,composite-mux-clock�B �� @iDgpt10_fck�ti,composite-clock�CDgpt11_gate_fck@a00�ti,composite-gate-clock� � � iEgpt11_mux_fck@a40�ti,composite-mux-clock�B �� @iFgpt11_fck�ti,composite-clock�EFcore_96m_fck�fixed-factor-clock�G&1immchs2_fck@a00�ti,wait-gate-clock�� �i�mmchs1_fck@a00�ti,wait-gate-clock�� �i�i2c3_fck@a00�ti,wait-gate-clock�� �i�i2c2_fck@a00�ti,wait-gate-clock�� �i�i2c1_fck@a00�ti,wait-gate-clock�� �i�mcbsp5_gate_fck@a00�ti,composite-gate-clock�� � i mcbsp1_gate_fck@a00�ti,composite-gate-clock�� � i core_48m_fck�fixed-factor-clock�2&1iHmcspi4_fck@a00�ti,wait-gate-clock�H� �i�mcspi3_fck@a00�ti,wait-gate-clock�H� �i�mcspi2_fck@a00�ti,wait-gate-clock�H� �i�mcspi1_fck@a00�ti,wait-gate-clock�H� �i�uart2_fck@a00�ti,wait-gate-clock�H� �i�uart1_fck@a00�ti,wait-gate-clock�H� � i�core_12m_fck�fixed-factor-clock�I&1iJhdq_fck@a00�ti,wait-gate-clock�J� �i�core_l3_ick�fixed-factor-clock�@&1iKsdrc_ick@a10�ti,wait-gate-clock�K� �i�gpmc_fck�fixed-factor-clock�K&1core_l4_ick�fixed-factor-clock�A&1iLmmchs2_ick@a10�ti,omap3-interface-clock�L� �i�mmchs1_ick@a10�ti,omap3-interface-clock�L� �i�hdq_ick@a10�ti,omap3-interface-clock�L� �i�mcspi4_ick@a10�ti,omap3-interface-clock�L� �i�mcspi3_ick@a10�ti,omap3-interface-clock�L� �i�mcspi2_ick@a10�ti,omap3-interface-clock�L� �i�mcspi1_ick@a10�ti,omap3-interface-clock�L� �i�i2c3_ick@a10�ti,omap3-interface-clock�L� �i�i2c2_ick@a10�ti,omap3-interface-clock�L� �i�i2c1_ick@a10�ti,omap3-interface-clock�L� �i�uart2_ick@a10�ti,omap3-interface-clock�L� �i�uart1_ick@a10�ti,omap3-interface-clock�L� � i�gpt11_ick@a10�ti,omap3-interface-clock�L� � i�gpt10_ick@a10�ti,omap3-interface-clock�L� � i�mcbsp5_ick@a10�ti,omap3-interface-clock�L� � i�mcbsp1_ick@a10�ti,omap3-interface-clock�L� � i�omapctrl_ick@a10�ti,omap3-interface-clock�L� �i�dss_tv_fck@e00�ti,gate-clock�:��i�dss_96m_fck@e00�ti,gate-clock�G��i�dss2_alwon_fck@e00�ti,gate-clock� ��i�dummy_ck� fixed-clock�gpt1_gate_fck@c00�ti,composite-gate-clock� �� iMgpt1_mux_fck@c40�ti,composite-mux-clock�B � @iNgpt1_fck�ti,composite-clock�MNaes2_ick@a10�ti,omap3-interface-clock�L�� i�wkup_32k_fck�fixed-factor-clock�B&1iOgpio1_dbck@c00�ti,gate-clock�O� �i�sha12_ick@a10�ti,omap3-interface-clock�L� �i�wdt2_fck@c00�ti,wait-gate-clock�O� �i�wdt2_ick@c10�ti,omap3-interface-clock�P� �i�wdt1_ick@c10�ti,omap3-interface-clock�P� �i�gpio1_ick@c10�ti,omap3-interface-clock�P� �i�omap_32ksync_ick@c10�ti,omap3-interface-clock�P� �i�gpt12_ick@c10�ti,omap3-interface-clock�P� �i�gpt1_ick@c10�ti,omap3-interface-clock�P� �i�per_96m_fck�fixed-factor-clock�+&1i per_48m_fck�fixed-factor-clock�2&1iQuart3_fck@1000�ti,wait-gate-clock�Q�� i�gpt2_gate_fck@1000�ti,composite-gate-clock� ��iRgpt2_mux_fck@1040�ti,composite-mux-clock�B �@iSgpt2_fck�ti,composite-clock�RSgpt3_gate_fck@1000�ti,composite-gate-clock� ��iTgpt3_mux_fck@1040�ti,composite-mux-clock�B ��@iUgpt3_fck�ti,composite-clock�TUgpt4_gate_fck@1000�ti,composite-gate-clock� ��iVgpt4_mux_fck@1040�ti,composite-mux-clock�B ��@iWgpt4_fck�ti,composite-clock�VWgpt5_gate_fck@1000�ti,composite-gate-clock� ��iXgpt5_mux_fck@1040�ti,composite-mux-clock�B ��@iYgpt5_fck�ti,composite-clock�XYgpt6_gate_fck@1000�ti,composite-gate-clock� ��iZgpt6_mux_fck@1040�ti,composite-mux-clock�B ��@i[gpt6_fck�ti,composite-clock�Z[gpt7_gate_fck@1000�ti,composite-gate-clock� ��i\gpt7_mux_fck@1040�ti,composite-mux-clock�B ��@i]gpt7_fck�ti,composite-clock�\]gpt8_gate_fck@1000�ti,composite-gate-clock� � �i^gpt8_mux_fck@1040�ti,composite-mux-clock�B ��@i_gpt8_fck�ti,composite-clock�^_gpt9_gate_fck@1000�ti,composite-gate-clock� � �i`gpt9_mux_fck@1040�ti,composite-mux-clock�B ��@iagpt9_fck�ti,composite-clock�`aper_32k_alwon_fck�fixed-factor-clock�B&1ibgpio6_dbck@1000�ti,gate-clock�b��i�gpio5_dbck@1000�ti,gate-clock�b��i�gpio4_dbck@1000�ti,gate-clock�b��i�gpio3_dbck@1000�ti,gate-clock�b��i�gpio2_dbck@1000�ti,gate-clock�b�� i�wdt3_fck@1000�ti,wait-gate-clock�b�� i�per_l4_ick�fixed-factor-clock�A&1icgpio6_ick@1010�ti,omap3-interface-clock�c��i�gpio5_ick@1010�ti,omap3-interface-clock�c��i�gpio4_ick@1010�ti,omap3-interface-clock�c��i�gpio3_ick@1010�ti,omap3-interface-clock�c��i�gpio2_ick@1010�ti,omap3-interface-clock�c�� i�wdt3_ick@1010�ti,omap3-interface-clock�c�� i�uart3_ick@1010�ti,omap3-interface-clock�c�� i�uart4_ick@1010�ti,omap3-interface-clock�c��i�gpt9_ick@1010�ti,omap3-interface-clock�c�� i�gpt8_ick@1010�ti,omap3-interface-clock�c�� i�gpt7_ick@1010�ti,omap3-interface-clock�c��i�gpt6_ick@1010�ti,omap3-interface-clock�c��i�gpt5_ick@1010�ti,omap3-interface-clock�c��i�gpt4_ick@1010�ti,omap3-interface-clock�c��i�gpt3_ick@1010�ti,omap3-interface-clock�c��i�gpt2_ick@1010�ti,omap3-interface-clock�c��i�mcbsp2_ick@1010�ti,omap3-interface-clock�c��i�mcbsp3_ick@1010�ti,omap3-interface-clock�c��i�mcbsp4_ick@1010�ti,omap3-interface-clock�c��i�mcbsp2_gate_fck@1000�ti,composite-gate-clock���imcbsp3_gate_fck@1000�ti,composite-gate-clock���imcbsp4_gate_fck@1000�ti,composite-gate-clock���iemu_src_mux_ck@1140� ti,mux-clock� def�@igemu_src_ck�ti,clkdm-gate-clock�gihpclk_fck@1140�ti,divider-clock�h��@pclkx2_fck@1140�ti,divider-clock�h��@atclk_fck@1140�ti,divider-clock�h��@traceclk_src_fck@1140� ti,mux-clock� def��@iitraceclk_fck@1140�ti,divider-clock�i� �@secure_32k_fck� fixed-clock��ijgpt12_fck�fixed-factor-clock�j&1wdt1_fck�fixed-factor-clock�j&1security_l4_ick2�fixed-factor-clock�A&1ikaes1_ick@a14�ti,omap3-interface-clock�k�� rng_ick@a14�ti,omap3-interface-clock�k� �i�sha11_ick@a14�ti,omap3-interface-clock�k� �des1_ick@a14�ti,omap3-interface-clock�k� �cam_mclk@f00�ti,gate-clock�l��lcam_ick@f10�!ti,omap3-no-wait-interface-clock�A��i�csi2_96m_fck@f00�ti,gate-clock���i�security_l3_ick�fixed-factor-clock�@&1impka_ick@a14�ti,omap3-interface-clock�m� �icr_ick@a10�ti,omap3-interface-clock�L� �des2_ick@a10�ti,omap3-interface-clock�L� �mspro_ick@a10�ti,omap3-interface-clock�L� �mailboxes_ick@a10�ti,omap3-interface-clock�L� �ssi_l4_ick�fixed-factor-clock�A&1itsr1_fck@c00�ti,wait-gate-clock� � �i sr2_fck@c00�ti,wait-gate-clock� � �isr_l4_ick�fixed-factor-clock�A&1dpll2_fck@40�ti,divider-clock�(��@indpll2_ck@4�ti,omap3-dpll-clock� n�$@4���iodpll2_m2_ck@44�ti,divider-clock�o�Dipiva2_ck@0�ti,wait-gate-clock�p��i�modem_fck@a00�ti,omap3-interface-clock� � �i�sad2d_ick@a10�ti,omap3-interface-clock�@� �i�mad2d_ick@a18�ti,omap3-interface-clock�@� �i�mspro_fck@a00�ti,wait-gate-clock�� �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock�!�� iqssi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock�!�� @$�irssi_ssr_fck_3430es2�ti,composite-clock�qrisssi_sst_fck_3430es2�fixed-factor-clock�s&1ihsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock�K� �i�ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock�t� �iusim_gate_fck@c00�ti,composite-gate-clock�G� � isys_d2_ck�fixed-factor-clock� &1ivomap_96m_d2_fck�fixed-factor-clock�G&1iwomap_96m_d4_fck�fixed-factor-clock�G&1ixomap_96m_d8_fck�fixed-factor-clock�G&1iyomap_96m_d10_fck�fixed-factor-clock�G&1 izdpll5_m2_d4_ck�fixed-factor-clock�u&1i{dpll5_m2_d8_ck�fixed-factor-clock�u&1i|dpll5_m2_d16_ck�fixed-factor-clock�u&1i}dpll5_m2_d20_ck�fixed-factor-clock�u&1i~usim_mux_fck@c40�ti,composite-mux-clock(� vwxyz{|}~�� @i�usim_fck�ti,composite-clock��usim_ick@c10�ti,omap3-interface-clock�P� � i�dpll5_ck@d04�ti,omap3-dpll-clock� �  $ L 4��i�dpll5_m2_ck@d50�ti,divider-clock��� Piusgx_gate_fck@b00�ti,composite-gate-clock�(�� i�core_d3_ck�fixed-factor-clock�(&1i�core_d4_ck�fixed-factor-clock�(&1i�core_d6_ck�fixed-factor-clock�(&1i�omap_192m_alwon_fck�fixed-factor-clock�$&1i�core_d2_ck�fixed-factor-clock�(&1i�sgx_mux_fck@b40�ti,composite-mux-clock ����,����� @i�sgx_fck�ti,composite-clock���i sgx_ick@b10�ti,wait-gate-clock�@� �i�cpefuse_fck@a08�ti,gate-clock� � �i�ts_fck@a08�ti,gate-clock�B� �i�usbtll_fck@a08�ti,wait-gate-clock�u� �i�usbtll_ick@a18�ti,omap3-interface-clock�L� �i�mmchs3_ick@a10�ti,omap3-interface-clock�L� �i�mmchs3_fck@a00�ti,wait-gate-clock�� �i�dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock����li�dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�A��i�usbhost_120m_fck@1400�ti,gate-clock�u��i�usbhost_48m_fck@1400�ti,dss-gate-clock�2��i�usbhost_ick@1410�ti,omap3-dss-interface-clock�A��i�uart4_fck@1000�ti,wait-gate-clock�Q��i�clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainl����������������������������emu_clkdmti,clockdomain�hdpll4_clkdmti,clockdomain�wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain���������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�od2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����counter@48320000ti,omap-counter32k�H2  �counter_32kinterrupt-controller@48200000ti,omap3-intc��H idma-controller@48056000"ti,omap3630-sdmati,omap3430-sdma�H`� �� �`�dmaigpio@48310000ti,omap3-gpio�H1��gpio1��igpio@49050000ti,omap3-gpio�I��gpio2�igpio@49052000ti,omap3-gpio�I ��gpio3�gpio@49054000ti,omap3-gpio�I@� �gpio4�gpio@49056000ti,omap3-gpio�I`�!�gpio5�gpio@49058000ti,omap3-gpio�I��"�gpio6�iserial@4806a000ti,omap3-uart�H� "H�12�txrx�uart1��lserial@4806c000ti,omap3-uart�H�"I�34�txrx�uart2��lQdefault_�serial@49020000ti,omap3-uart�I"J�n�56�txrx�uart3��lQdefault_�i2c@48070000 ti,omap3-i2c�H��8��txrx+�i2c1Qdefault_��'�@twl@48�H�  ti,twl4030�Qdefault_��audioti,twl4030-audiocodecrtcti,twl4030-rtc� bciti,twl4030-bci� 6�D� Pvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0�i�regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5i�regulator-vusb1v8ti,twl4030-vusb1v8i�regulator-vusb3v1ti,twl4030-vusb3v1i�regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@aregulator-vsimti,twl4030-vsim�w@�-��gpioti,twl4030-gpio�utwl4030-usbti,twl4030-usb� ��������ipwmti,twl4030-pwm�pwmledti,twl4030-pwmled�i pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad���madcti,twl4030-madc��i�i2c@48072000 ti,omap3-i2c�H ��9��txrx+�i2c2 �disabledi2c@48060000 ti,omap3-i2c�H��=��txrx+�i2c3Qdefault_����ieeprom@51 atmel,24c01�Qlis33de@1dst,lis33dest,lis3lv02d���(:L^ p � �������� xx(�7&F&U� �disabledmailbox@48094000ti,omap3-mailbox�mailbox�H @�dp�dsp � �spi@48098000ti,omap2-mcspi�H ��A+�mcspi1�@�#$%&'()* �tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi�H ��B+�mcspi2� �+,-.�tx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H ��[+�mcspi3� ��tx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H ��0+�mcspi4��FG�tx0rx01w@480b2000 ti,omap3-1w�H �:�hdq1wmmc@4809c000ti,omap3-hsmmc�H ��S�mmc1��=>�txrx��Qdefault_����mmc@480b4000ti,omap3-hsmmc�H @�V�mmc2�/0�txrxQdefault_�������mmc@480ad000ti,omap3-hsmmc�H ��^�mmc3�MN�txrx �disabledmmu@480bd400ti,omap2-iommu�H ����mmu_ispimmu@5d000000ti,omap2-iommu�]���mmu_iva �disabledwdt@48314000 ti,omap3-wdt�H1@� �wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@�-mpu �;< 7commontxrxG��mcbsp1� �txrx���fck �disabledtarget-module@480a0000ti,sysc-omap2ti,sysc�H <H @H D-revsyscsyssVcq���ick+ �H rng@0 ti,omap2-rng� �4mcbsp@49022000ti,omap3-mcbsp�I �I�� -mpusidetone�>?7commontxrxsidetoneG�mcbsp2mcbsp2_sidetone�!"�txrx����fckick�okayi mcbsp@49024000ti,omap3-mcbsp�I@�I�� -mpusidetone�YZ7commontxrxsidetoneG��mcbsp3mcbsp3_sidetone��txrx����fckick �disabledmcbsp@49026000ti,omap3-mcbsp�I`�-mpu �67 7commontxrxG��mcbsp4��txrx���fck~ �disabledmcbsp@48096000ti,omap3-mcbsp�H `�-mpu �QR 7commontxrxG��mcbsp5��txrx���fck �disabledsham@480c3000ti,omap3-sham�sham�H 0d�1�E�rxtimer@48318000ti,omap3430-timer�H1��%�timer1�timer@49032000ti,omap3430-timer�I �&�timer2timer@49034000ti,omap3430-timer�I@�'�timer3timer@49036000ti,omap3430-timer�I`�(�timer4timer@49038000ti,omap3430-timer�I��)�timer5�timer@4903a000ti,omap3430-timer�I��*�timer6�timer@4903c000ti,omap3430-timer�I��+�timer7�timer@4903e000ti,omap3430-timer�I��,�timer8��timer@49040000ti,omap3430-timer�I�-�timer9�timer@48086000ti,omap3430-timer�H`�.�timer10�timer@48088000ti,omap3430-timer�H��/�timer11�timer@48304000ti,omap3430-timer�H0@�_�timer12��usbhstll@48062000 ti,usbhs-tll�H �N �usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ �usb_host_hs+� �ehci-phyohci@48064400ti,ohci-omap3�HD�L�ehci@48064800 ti,ehci-omap�HH�M��gpmc@6e000000ti,omap3430-gpmc�gpmc�n����rxtx��+�0�0+,inand@0,0ti,omap2-nandmicron,mt29c4g96maz � �,>bch8N_m,,��"�,�(�6�@�RR('+partition@0?SPL�partition@80000?U-Boot�partition@1c0000 ?Environment�$partition@280000?Kernel�(�partition@780000 ?Filesystem��usb_otg_hs@480ab000ti,omap3-musb�H ��\]7mcdma �usb_otg_hsEPX ap� xusb2-phy��2dss@48050000 ti,omap3-dss�H�ok �dss_core���fck+�Qdefault_dispc@48050400ti,omap3-dispc�H� �dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� -protophypll� �disabled �dss_dsi1��� �fcksys_clkencoder@48050800ti,omap3-rfbi�H �disabled �dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H  �disabled �dss_venc����fcktv_dac_clkportendpoint��issi-controller@48058000 ti,omap3-ssi�ssi�ok�H�H�-sysgdd�G7gdd_mpu+� �s �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H�-txrx�CDssi-port@4805b000ti,omap3-ssi-port�H�H�-txrx�EFserial@49042000ti,omap3-uart�I �P�QR�txrx�uart4��lregulator-abb-mpu ti,abb-v1 �abb_mpu_iva+�H0r�H0h-base-addressint-address�� ��`�sO�7��ipinmux@480025a0 ti,omap3-padconfpinctrl-single�H%�\+��4�Qdefault_pinmux_hsusb2_2_pins0qPRT V X Z ipinmux_w3cbw003c_2_pinsq@ipinmux_led_pinsqJiisp@480bc000 ti,omap3-isp�H ��H �������ports+bandgap@48002524�H%$ti,omap36xx-bandgap�i target-module@480cb000ti,sysc-omap3630-srti,sysc�smartreflex_core�H �8-syscV c��fck+ �H �smartreflex@0ti,omap3-smartreflex-core��target-module@480c9000ti,sysc-omap3630-srti,sysc�smartreflex_mpu_iva�H �8-syscV c� �fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva��target-module@50000000ti,sysc-omap4ti,sysc�P�P� -revsysc  c� ��fckick+ �Popp-tableoperating-points-v2-ti-cpu�iopp50-300000000 � 'ssssss 5���� Fopp100-600000000 #�F 'O�O�O�O�O�O� 5����opp130-800000000 /� '7�7�7�7�7�7� 5����opp1g-1000000000 ;�� '������ 5���� Ropp_supplyti,omap-opp-supply ]�thermal-zonescpu_thermal x� �� �N  � memory@0umemory�pwmleds pwm-ledsovero?overo:blue:COM � w5� � �mmc0soundti,omap-twl4030 �overo � hsusb2_power_regregulator-fixed �hsusb2_vbus�LK@�LK@ � �p ihsusb2_phyusb-nop-xceiv  *�i�regulator-w3cbw003c-npoweronregulator-fixed�regulator-w3cbw003c-npoweron�2Z��2Z� � i�regulator-w3cbw003c-wifi-nresetQdefault_regulator-fixed �regulator-w3cbw003c-wifi-nreset�2Z��2Z� � �'i�lis33-3v3-regregulator-fixed�lis33-3v3-reg�2Z��2Z�i�lis33-1v8-regregulator-fixed�lis33-1v8-reg�w@�w@i�encoder ti,tfp410ports+port@0�endpoint�iport@1�endpoint�iconnectordvi-connector?dvi 5 =portendpoint�ileds gpio-ledsQdefault_heartbeat?overo:red:gpio21 $ �heartbeat compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,sysc-maskti,sysc-sidleti,syss-mask#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsti,sysc-midleopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modeti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorspwmsmax-brightnesslinux,default-triggerti,modelti,mcbspgpiostartup-delay-usenable-active-highreset-gpiosvcc-supplydigitalddc-i2c-bus