� ��gf8b (Fa� ,iNet Q972 tablet(2inet-tek,inet-q972allwinner,sun6i-a31saliases=/soc/ethernet@1c30000G/soc/serial@1c28000chosen OVserial0:115200n8framebuffer-lcd0-hdmi02allwinner,simple-framebuffersimple-framebufferbde_be0-lcd0-hdmi@u3/2w�z�� |disabledframebuffer-lcd002allwinner,simple-framebuffersimple-framebuffer bde_be0-lcd00u3/w�z |disabled�timer2arm,armv7-timer0�   �n6�cpus�allwinner,sun6i-a31 cpu@02arm,cortex-a7�cpu�u��� �a�O� /O� ����SB@(cpu@12arm,cortex-a7�cpu�u��� �a�O� /O� ����SB@(cpu@22arm,cortex-a7�cpu�u��� �a�O� /O� ����SB@( cpu@32arm,cortex-a7�cpu�u��� �a�O� /O� ����SB@( thermal-zonescpu_thermal0�F�Tcooling-mapsmap0d0i���������������� �������� ��������tripscpu_alert0xp���passive(cpu_critx���� �criticalpmu2arm,cortex-a7-pmu0�xyz{clocks Oclk-24M� 2fixed-clock�n6��P�osc24M( clk-32k� 2fixed-clock����P �ext_osc32k(7clk-mii-phy-tx� 2fixed-clock�}x@ �mii_phy_tx( clk-gmac-int-tx� 2fixed-clock�sY@ �gmac_int_tx( clk@1c200d0�2allwinner,sun7i-a20-gmac-clk���u �gmac_tx(&display-engine$2allwinner,sun6i-a31s-display-engine�  |disabledsoc 2simple-bus Odma-controller@1c020002allwinner,sun6i-a31-dma��  �2u��(lcd-controller@1c0c0002allwinner,sun6i-a31s-tcon��� �V��lcdu/��ahbtcon-ch0tcon-ch1�tcon0-pixel-clock�ports port@0 �endpoint@0��(5endpoint@1��(/port@1 �endpoint@1�� (lcd-controller@1c0d0002allwinner,sun6i-a31-tcon��� �W��lcdu0���ahbtcon-ch0tcon-ch1�tcon1-pixel-clock�ports port@0 �endpoint@0��(6endpoint@1��(0port@1 �endpoint@1�� (mmc@1c0f0002allwinner,sun7i-a20-mmc��� uOQP�ahbmmcoutputsample��ahb �<#default1|okay ;GQmmc@1c100002allwinner,sun7i-a20-mmc�� uRTS�ahbmmcoutputsample��ahb �=#default1 |disabled mmc@1c110002allwinner,sun7i-a20-mmc�� uUWV�ahbmmcoutputsample��ahb �> |disabled mmc@1c120002allwinner,sun7i-a20-mmc��  uXZY�ahbmmcoutputsample� �ahb �? |disabled hdmi@1c160002allwinner,sun6i-a31-hdmi��` �X(u2�� �ahbmodddcpll-0pll-1��ahbZddc-txddc-rxaudio-txd   |disabledports port@0 �endpoint@0��(endpoint@1��(port@1�usb@1c190002allwinner,sun6i-a31-musb���u(� �Gimcy~usb��otg|okayphy@1c194002allwinner,sun6i-a31-usb-phy��������phy_ctrlpmu1pmu2udef�usb0_phyusb1_phyusb2_phy�!�usb0_resetusb1_resetusb2_reset|okay�����(usb@1c1a000&2allwinner,sun6i-a31-ehcigeneric-ehci��� �Hu)�y|okayusb@1c1a400&2allwinner,sun6i-a31-ohcigeneric-ohci��� �Iu+g�y |disabledusb@1c1b000&2allwinner,sun6i-a31-ehcigeneric-ehci��� �Ju*�y|okayusb@1c1b400&2allwinner,sun6i-a31-ohcigeneric-ohci��� �Ku,h�y|okayusb@1c1c400&2allwinner,sun6i-a31-ohcigeneric-ohci��� �Mu-i� |disabledclock@1c200002allwinner,sun6i-a31-ccu�� u ! �hosclosc��(pinctrl@1c208002allwinner,sun6i-a31s-pinctrl��0� u@ !�apbhosclosc):(gmac-gmii-pins�FPA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16PA17PA18PA19PA20PA21PA22PA23PA24PA25PA26PA27KgmacTgmac-mii-pinsTFPA0PA1PA2PA3PA8PA9PA11PA12PA13PA14PA19PA20PA21PA22PA23PA24PA26PA27Kgmacgmac-rgmii-pinsFFPA0PA1PA2PA3PA9PA10PA11PA12PA13PA14PA19PA20PA25PA26PA27KgmacT(i2c0-pins FPH14PH15Ki2c0(#i2c1-pins FPH16PH17Ki2c1($i2c2-pins FPH18PH19Ki2c2(%lcd0-rgb888-pins�FPD0PD1PD2PD3PD4PD5PD6PD7PD8PD9PD10PD11PD12PD13PD14PD15PD16PD17PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27Klcd0mmc0-pinsFPF0PF1PF2PF3PF4PF5Kmmc0Tc(mmc1-pinsFPG0PG1PG2PG3PG4PG5Kmmc1Tc(mmc2-4bit-pinsFPC6PC7PC8PC9PC10PC11Kmmc2Tcmmc2-8bit-emmc-pins3FPC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24Kmmc2Tcmmc3-8bit-emmc-pins3FPC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24Kmmc3T(cspdif-tx-pinFPH28Kspdifuart0-ph-pins FPH20PH21Kuart0timer@1c20c002allwinner,sun4i-a10-timer�� �<�u watchdog@1c20ca02allwinner,sun6i-a31-wdt�� � spdif@1c21000p2allwinner,sun6i-a31-spdif�� � u>c�+ �apbspdifdZrxtx |disabledi2s@1c22000p2allwinner,sun6i-a31-i2s��  � uAa�-�apbmoddZrxtx |disabledi2s@1c22400p2allwinner,sun6i-a31-i2s��$ �uBb�.�apbmoddZrxtx |disabledlradc@1c228002allwinner,sun4i-a10-lradc-keys��( �|okay�"button-200 �Volume Down�r� @button-900 �Volume Up�s� ��button-1200�Back���O�rtp@1c250002allwinner,sun6i-a31-ts��P ��(serial@1c280002snps,dw-apb-uart�€ ���uG�3dZrxtx |disabledserial@1c284002snps,dw-apb-uart�„ ���uH�4dZrxtx |disabledserial@1c288002snps,dw-apb-uart�ˆ ���uI�5dZrxtx |disabledserial@1c28c002snps,dw-apb-uart�Œ ���uJ�6d  Zrxtx |disabledserial@1c290002snps,dw-apb-uart� ���uK�7d  Zrxtx |disabledserial@1c294002snps,dw-apb-uart�” ���uL�8dZrxtx |disabledi2c@1c2ac002allwinner,sun6i-a31-i2c�¬ �uC�/#default1# |disabled i2c@1c2b0002allwinner,sun6i-a31-i2c�° �uD�0#default1$|okay touchscreen@382edt,edt-ft5406�8 ����i2c@1c2b4002allwinner,sun6i-a31-i2c�´ �uE�1#default1% |disabled i2c@1c2b8002allwinner,sun6i-a31-i2c�¸ � uF�2 |disabled ethernet@1c300002allwinner,sun7i-a20-gmac��T �Rimacirq u!&�stmmacethallwinner_gmac_tx�  �stmmaceth+ |disabled crypto-engine@1c1500062allwinner,sun6i-a31-cryptoallwinner,sun4i-a10-crypto��P �Pu\�ahbmod��ahbcodec@1c22c00p2allwinner,sun6i-a31-codec��, �u=� �apbcodec�*dZrxtx |disabledtimer@1c6000082allwinner,sun6i-a31-hstimerallwinner,sun7i-a20-hstimer��0�3456u#�spi@1c680002allwinner,sun6i-a31-spi�ƀ �Au$]�ahbmoddZrxtx� |disabled spi@1c690002allwinner,sun6i-a31-spi�Ɛ �Bu%^�ahbmoddZrxtx� |disabled spi@1c6a0002allwinner,sun6i-a31-spi�Ơ �Cu&_�ahbmoddZrxtx� |disabled spi@1c6b0002allwinner,sun6i-a31-spi�ư �Du'`�ahbmoddZrxtx� |disabled interrupt-controller@1c81000 2arm,gic-400 ��� �@ �` ) � (display-frontend@1e00000%2allwinner,sun6i-a31-display-frontend�� �]u5|u �ahbmodram�!( ports port@1 �endpoint@0��'(1endpoint@1��((+display-frontend@1e20000%2allwinner,sun6i-a31-display-frontend�� �^u6}v �ahbmodram�"(ports port@1 �endpoint@0��)(2endpoint@1��*(,display-backend@1e40000$2allwinner,sun6i-a31-display-backend�� �`u4{x �ahbmodram� B{R�ports port@0 �endpoint@0��+((endpoint@1��,(*port@1 �endpoint@1��-(.drc@1e500002allwinner,sun6i-a31-drc�� �[u<�r �ahbmodram�(B�R�ports port@0 �endpoint@1��.(-port@1 �endpoint@0��/(endpoint@1��0(display-backend@1e60000$2allwinner,sun6i-a31-display-backend�� �_u3zw �ahbmodram�BzR�ports port@0 �endpoint@0��1('endpoint@1��2()port@1�endpoint�3(4drc@1e700002allwinner,sun6i-a31-drc�� �[u;�q �ahbmodram�'B�R�ports port@0�endpoint�4(3port@1 �endpoint@0��5(endpoint@1��6(rtc@1f00000�2allwinner,sun6i-a31-rtc��T�()u7�osc32k(!interrupt-controller@1f00c002allwinner,sun6i-a31-r-intc)��  � (?prcm@1f014002allwinner,sun6i-a31-prcm��ar100_clk2allwinner,sun6i-a31-ar100-clk�u!   �ar100(8ahb0_clk2fixed-factor-clock�gqu8�ahb0(9apb0_clk2allwinner,sun6i-a31-apb0-clk�u9�apb0(:apb0_gates_clk#2allwinner,sun6i-a31-apb0-gates-clk�u:D�apb0_pioapb0_irapb0_timerapb0_p2wiapb0_uartapb0_1wireapb0_i2c(;ir_clk�2allwinner,sun4i-a10-mod0-clk u! �ir(<apb0_rst 2allwinner,sun6i-a31-clock-reset�(=cpucfg@1f01c002allwinner,sun6i-a31-cpuconfig��ir@1f020002allwinner,sun5i-a13-ir u;<�apbir�= �%�� @ |disabledpinctrl@1f02c002allwinner,sun6i-a31-r-pinctrl��,�-.u; !�apbhosclosc�=):s-ir-rx-pinFPL4Ks_irs-p2wi-pinsFPL0PL1Ks_p2wi(>i2c@1f034002allwinner,sun6i-a31-p2wi��4 �'u;����=#default1>|okay pmic@682x-powers,axp221�h?�|@�)ac-power-supply 2x-powers,axp221-ac-power-supply |disabledadc2x-powers,axp221-adc�battery-power-supply%2x-powers,axp221-battery-power-supply |disabledregulators� �dcdc1�vcc-3v0��-��-��(dcdc2�vdd-gpu� �`$@dcdc3�vdd-cpu�� �`$@(dcdc4 �vdd-sys-dll�� �`$@dcdc5 �vcc-dram���`�`dc1sw�vcc-lcd(dc5ldo �vdd-cpus�� �`$@aldo1�aldo1aldo2�aldo2aldo3�avcc��)2�2Z�("dldo1 �vcc-wifi�2Z�2Z�(dldo2�dldo2dldo3�dldo3dldo4�dldo4eldo1�eldo1eldo2�eldo2eldo3�eldo3ldo_io0�ldo_io0 |disabledldo_io1�ldo_io1 |disabledrtc_ldo��-��-���rtc_ldodrivevbus �usb0-vbus|okay(usb_power_supply!2x-powers,axp221-usb-power-supply|okay(ahci-5v2regulator-fixed�ahci-5v�LK@LK@.A |disabledusb0-vbus2regulator-fixed �usb0-vbus�LK@LK@.A  |disabledusb1-vbus2regulator-fixed �usb1-vbus�LK@LK@.A |disabledusb2-vbus2regulator-fixed �usb2-vbus�LK@LK@.A |disabledvcc3v02regulator-fixed�vcc3v0�-��-��vcc3v32regulator-fixed�vcc3v3�2Z�2Z�vcc5v02regulator-fixed�vcc5v0�LK@LK@(@ interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0serial0rangesstdout-pathallwinner,pipelineclocksstatusvcc-lcd-supplyinterruptsclock-frequencyarm,cpu-registers-not-fw-configuredenable-methoddevice_typeregclock-latencyoperating-points#cooling-cellscpu-supplyphandlepolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresis#clock-cellsclock-accuracyclock-output-namesallwinner,pipelinesresets#dma-cellsreset-namesclock-namesremote-endpointallwinner,tcon-channelpinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpiosdma-namesdmasinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cellsusb0_id_det-gpiosusb0_vbus_power-supplyusb0_vbus-supplyusb1_vbus-supply#reset-cellsgpio-controllerinterrupt-controller#interrupt-cells#gpio-cellspinsfunctiondrive-strengthbias-pull-up#sound-dai-cellsvref-supplylabellinux,codevoltage#thermal-sensor-cellsreg-shiftreg-io-widthtouchscreen-size-xtouchscreen-size-ytouchscreen-swapped-x-ysnps,pblsnps,fixed-burstsnps,force_sf_dma_modeassigned-clocksassigned-clock-ratesclock-divclock-multdrivevbus-supplyx-powers,drive-vbus-en#io-channel-cellsx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpio