� ��V�8Qh(0Q0Aries/DENX M53EVK/!aries,imx53-m53evkdenx,imx53-m53evkfsl,imx53chosenaliases%,/soc/aips@60000000/ethernet@63fec000!6/soc/aips@50000000/gpio@53f84000!�"�okay�default�!codec@a !fsl,sgtl5000� w"�"��./ssi@63fcc000*!fsl,imx53-ssifsl,imx51-ssifsl,imx21-ssi�c��@d�0� oipgbaud �  �rxtx �disabledaudmux@63fd0000"!fsl,imx53-audmuxfsl,imx31-audmux�c�@�okay�default�#nand@63fdb000!fsl,imx53-nand�c����d�<�okay�default�$��hwssi@63fe8000*!fsl,imx53-ssifsl,imx51-ssifsl,imx21-ssi�c��@d`�2� oipgbaud � . /�rxtx �disabledethernet@63fec000!fsl,imx53-fecfsl,imx25-fec�c��@dW�*** oipgahbptp�okay�default�%�rmiitve@63ff0000!fsl,imx53-tve�c�d\�Et otvedi_sel �disabledportendpoint�&. vpu@63ff4000!fsl,imx53-vpucnm,coda7541�c�@d �@?operahb��'crypto@63ff8000!fsl,imx53-sahara�c��@d���oipgahbsram@f8000000 !mmio-sram����.'memory@70000000�memory�p � regulators !simple-busregulator@0!regulator-fixed��3P2V�0��0��."regulator@1!regulator-fixed� �lcd-supply�0��0��.+regulator@3!regulator-fixed��vbus�LK@�LK@  .regulator@4!regulator-fixed� �usb_otg_vbus�LK@�LK@  .disp1!fsl,imx-parallel-displaybgr666�default�(display-timings800x480p60%C��1 9�A(NXZ�d!p }�portendpoint�).backlight!pwm-backlight �* � � @����+leds !gpio-leds�default�,user1�user1 �- �heartbeatuser2�user2 �-  �heartbeatsound1!fsl,imx53-m53evk-sgtl5000fsl,imx-audio-sgtl5000imx53-m53evk-sgtl5000�.�/^MIC_INMic JackMic JackMic BiasLINE_INLine In JackHeadphone JackHP_OUTExt SpkLINE_OUT# #address-cells#size-cellsmodelcompatibleethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2device_typeregclocksclock-latencyvoltage-toleranceoperating-pointsportsinterrupt-controller#interrupt-cellsphandle#clock-cellsclock-frequencyinterrupt-parentinterruptsclock-names#phy-cellsstatusrangesresetsremote-endpointreg-namesinterrupt-namesbus-widthpinctrl-namespinctrl-0cd-gpioswp-gpiosdmasdma-names#sound-dai-cellsfsl,fifo-depthfsl,usbmiscfsl,usbphydr_modevbus-supplydisable-over-currentphy_type#index-cellsgpio-controller#gpio-cellsfsl,pinsgpr#pwm-cells#reset-cells#dma-cellsfsl,sdma-ram-script-nameidblocksirq-triggerst,sample-timest,mod-12bst,ref-selst,adc-freqst,ave-ctrlst,touch-det-delayst,settlingst,fraction-zst,i-drivepagesizeVDDA-supplyVDDIO-supplynand-bus-widthnand-ecc-modephy-modeiramregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ongpiointerface-pix-fmtnative-modehactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenvsync-activepwmsbrightness-levelsdefault-brightness-levelpower-supplylabellinux,default-triggerssi-controlleraudio-codecaudio-routingmux-int-portmux-ext-port