� ���L8�(��p%lg,omap3-sniperti,omap36xxti,omap3 +7LG Optimus Blackchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8lcpux|�cpu������s '�O� 57��pmu@54000000arm,cortex-a8-pmuxT���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busxh� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-busx + � pinmux@30 ti,omap3-padconfpinctrl-singlex08+��� )�FdefaultT�pinmux_uart3_pins\npT�pinmux_dp3t_sel_pins\fhT�pinmux_i2c1_pins\��T�pinmux_i2c2_pins\��T�pinmux_i2c3_pins\��T�pinmux_lp8720_en_pin\PT�pinmux_mmc1_pins0\T�pinmux_mmc2_pinsP\(*,.02468:T�pinmux_usb_otg_hs_pins`\rtvxz|~�����T�pinmux_twl4030_pins\�AT�scm_conf@270sysconsimple-busxp0+ �p0Tpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapx�ppbias_mmc_omap2430wpbias_mmc_omap2430�w@�-��T�clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock|�xhTmcbsp5_fck�ti,composite-clock|T�mcbsp1_mux_fck@4�ti,composite-mux-clock|�xT mcbsp1_fck�ti,composite-clock| T�mcbsp2_mux_fck@4�ti,composite-mux-clock| �xT mcbsp2_fck�ti,composite-clock| T�mcbsp3_mux_fck@68�ti,composite-mux-clock| xhTmcbsp3_fck�ti,composite-clock|T�mcbsp4_mux_fck@68�ti,composite-mux-clock| �xhTmcbsp4_fck�ti,composite-clock|T�clockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlex \+��� )�Fdefaultpinmux_mmc1_cd_pin\T�pinmux_twl4030_vpins \T�aes@480c5000 ti,omap3-aes�aesxH PP��AB�txrxprm@48306000 ti,omap3-prmxH0`@� clocks+virt_16_8m_ck� fixed-clock�YTosc_sys_ck@d40� ti,mux-clock|x @Tsys_ck@1270�ti,divider-clock|��xp�Tsys_clkout1@d70�ti,gate-clock|x p�dpll3_x2_ck�fixed-factor-clock|dpll3_m2x2_ck�fixed-factor-clock|Tdpll4_x2_ck�fixed-factor-clock|corex2_fck�fixed-factor-clock|Twkup_l4_ick�fixed-factor-clock|TNcorex2_d3_fck�fixed-factor-clock|T�corex2_d5_fck�fixed-factor-clock|T�clockdomainscm@48004000 ti,omap3-cmxH@@clocks+dummy_apb_pclk� fixed-clock�omap_32k_fck� fixed-clock��T@virt_12m_ck� fixed-clock��Tvirt_13m_ck� fixed-clock��]@Tvirt_19200000_ck� fixed-clock�$�Tvirt_26000000_ck� fixed-clock����Tvirt_38_4m_ck� fixed-clock�I�Tdpll4_ck@d00�ti,omap3-dpll-per-j-type-clock|x D 0Tdpll4_m2_ck@d48�ti,divider-clock|�?x H�T dpll4_m2x2_mul_ck�fixed-factor-clock| T!dpll4_m2x2_ck@d00�ti,hsdiv-gate-clock|!�x &T"omap_96m_alwon_fck�fixed-factor-clock|"T)dpll3_ck@d00�ti,omap3-dpll-core-clock|x @ 0Tdpll3_m3_ck@1140�ti,divider-clock|��x@�T#dpll3_m3x2_mul_ck�fixed-factor-clock|#T$dpll3_m3x2_ck@d00�ti,hsdiv-gate-clock|$� x &T%emu_core_alwon_ck�fixed-factor-clock|%Tbsys_altclk� fixed-clock�T.mcbsp_clks� fixed-clock�Tdpll3_m2_ck@d40�ti,divider-clock|��x @�Tcore_ck�fixed-factor-clock|T&dpll1_fck@940�ti,divider-clock|&��x @�T'dpll1_ck@904�ti,omap3-dpll-clock|'x  $ @ 4Tdpll1_x2_ck�fixed-factor-clock|T(dpll1_x2m2_ck@944�ti,divider-clock|(�x D�T<cm_96m_fck�fixed-factor-clock|)T*omap_96m_fck@d40� ti,mux-clock|*�x @TEdpll4_m3_ck@e40�ti,divider-clock|�� x@�T+dpll4_m3x2_mul_ck�fixed-factor-clock|+T,dpll4_m3x2_ck@d00�ti,hsdiv-gate-clock|,�x &T-omap_54m_fck@d40� ti,mux-clock|-.�x @T8cm_96m_d2_fck�fixed-factor-clock|*T/omap_48m_fck@d40� ti,mux-clock|/.�x @T0omap_12m_fck�fixed-factor-clock|0TGdpll4_m4_ck@e40�ti,divider-clock|� x@�T1dpll4_m4x2_mul_ck�ti,fixed-factor-clock|1<JWT2dpll4_m4x2_ck@d00�ti,gate-clock|2�x &WT�dpll4_m5_ck@f40�ti,divider-clock|�?x@�T3dpll4_m5x2_mul_ck�ti,fixed-factor-clock|3<JWT4dpll4_m5x2_ck@d00�ti,hsdiv-gate-clock|4�x &WTjdpll4_m6_ck@1140�ti,divider-clock|��?x@�T5dpll4_m6x2_mul_ck�fixed-factor-clock|5T6dpll4_m6x2_ck@d00�ti,hsdiv-gate-clock|6�x &T7emu_per_alwon_ck�fixed-factor-clock|7Tcclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock|&�x pT9clkout2_src_mux_ck@d70�ti,composite-mux-clock|&*8x pT:clkout2_src_ck�ti,composite-clock|9:T;sys_clkout2@d70�ti,divider-clock|;��@x pjmpu_ck�fixed-factor-clock|<T=arm_fck@924�ti,divider-clock|=x $�emu_mpu_alwon_ck�fixed-factor-clock|=Tdl3_ick@a40�ti,divider-clock|&�x @�T>l4_ick@a40�ti,divider-clock|>��x @�T?rm_ick@c40�ti,divider-clock|?��x @�gpt10_gate_fck@a00�ti,composite-gate-clock|� x TAgpt10_mux_fck@a40�ti,composite-mux-clock|@�x @TBgpt10_fck�ti,composite-clock|ABgpt11_gate_fck@a00�ti,composite-gate-clock|� x TCgpt11_mux_fck@a40�ti,composite-mux-clock|@�x @TDgpt11_fck�ti,composite-clock|CDcore_96m_fck�fixed-factor-clock|ETmmchs2_fck@a00�ti,wait-gate-clock|x �T�mmchs1_fck@a00�ti,wait-gate-clock|x �T�i2c3_fck@a00�ti,wait-gate-clock|x �T�i2c2_fck@a00�ti,wait-gate-clock|x �T�i2c1_fck@a00�ti,wait-gate-clock|x �T�mcbsp5_gate_fck@a00�ti,composite-gate-clock|� x Tmcbsp1_gate_fck@a00�ti,composite-gate-clock|� x T core_48m_fck�fixed-factor-clock|0TFmcspi4_fck@a00�ti,wait-gate-clock|Fx �T�mcspi3_fck@a00�ti,wait-gate-clock|Fx �T�mcspi2_fck@a00�ti,wait-gate-clock|Fx �T�mcspi1_fck@a00�ti,wait-gate-clock|Fx �T�uart2_fck@a00�ti,wait-gate-clock|Fx �T�uart1_fck@a00�ti,wait-gate-clock|Fx � T�core_12m_fck�fixed-factor-clock|GTHhdq_fck@a00�ti,wait-gate-clock|Hx �T�core_l3_ick�fixed-factor-clock|>TIsdrc_ick@a10�ti,wait-gate-clock|Ix �T�gpmc_fck�fixed-factor-clock|Icore_l4_ick�fixed-factor-clock|?TJmmchs2_ick@a10�ti,omap3-interface-clock|Jx �T�mmchs1_ick@a10�ti,omap3-interface-clock|Jx �T�hdq_ick@a10�ti,omap3-interface-clock|Jx �T�mcspi4_ick@a10�ti,omap3-interface-clock|Jx �T�mcspi3_ick@a10�ti,omap3-interface-clock|Jx �T�mcspi2_ick@a10�ti,omap3-interface-clock|Jx �T�mcspi1_ick@a10�ti,omap3-interface-clock|Jx �T�i2c3_ick@a10�ti,omap3-interface-clock|Jx �T�i2c2_ick@a10�ti,omap3-interface-clock|Jx �T�i2c1_ick@a10�ti,omap3-interface-clock|Jx �T�uart2_ick@a10�ti,omap3-interface-clock|Jx �T�uart1_ick@a10�ti,omap3-interface-clock|Jx � T�gpt11_ick@a10�ti,omap3-interface-clock|Jx � T�gpt10_ick@a10�ti,omap3-interface-clock|Jx � T�mcbsp5_ick@a10�ti,omap3-interface-clock|Jx � T�mcbsp1_ick@a10�ti,omap3-interface-clock|Jx � T�omapctrl_ick@a10�ti,omap3-interface-clock|Jx �T�dss_tv_fck@e00�ti,gate-clock|8x�T�dss_96m_fck@e00�ti,gate-clock|Ex�T�dss2_alwon_fck@e00�ti,gate-clock|x�T�dummy_ck� fixed-clock�gpt1_gate_fck@c00�ti,composite-gate-clock|�x TKgpt1_mux_fck@c40�ti,composite-mux-clock|@x @TLgpt1_fck�ti,composite-clock|KLaes2_ick@a10�ti,omap3-interface-clock|J�x T�wkup_32k_fck�fixed-factor-clock|@TMgpio1_dbck@c00�ti,gate-clock|Mx �T�sha12_ick@a10�ti,omap3-interface-clock|Jx �T�wdt2_fck@c00�ti,wait-gate-clock|Mx �T�wdt2_ick@c10�ti,omap3-interface-clock|Nx �T�wdt1_ick@c10�ti,omap3-interface-clock|Nx �T�gpio1_ick@c10�ti,omap3-interface-clock|Nx �T�omap_32ksync_ick@c10�ti,omap3-interface-clock|Nx �T�gpt12_ick@c10�ti,omap3-interface-clock|Nx �T�gpt1_ick@c10�ti,omap3-interface-clock|Nx �T�per_96m_fck�fixed-factor-clock|)T per_48m_fck�fixed-factor-clock|0TOuart3_fck@1000�ti,wait-gate-clock|Ox� T�gpt2_gate_fck@1000�ti,composite-gate-clock|�xTPgpt2_mux_fck@1040�ti,composite-mux-clock|@x@TQgpt2_fck�ti,composite-clock|PQgpt3_gate_fck@1000�ti,composite-gate-clock|�xTRgpt3_mux_fck@1040�ti,composite-mux-clock|@�x@TSgpt3_fck�ti,composite-clock|RSgpt4_gate_fck@1000�ti,composite-gate-clock|�xTTgpt4_mux_fck@1040�ti,composite-mux-clock|@�x@TUgpt4_fck�ti,composite-clock|TUgpt5_gate_fck@1000�ti,composite-gate-clock|�xTVgpt5_mux_fck@1040�ti,composite-mux-clock|@�x@TWgpt5_fck�ti,composite-clock|VWgpt6_gate_fck@1000�ti,composite-gate-clock|�xTXgpt6_mux_fck@1040�ti,composite-mux-clock|@�x@TYgpt6_fck�ti,composite-clock|XYgpt7_gate_fck@1000�ti,composite-gate-clock|�xTZgpt7_mux_fck@1040�ti,composite-mux-clock|@�x@T[gpt7_fck�ti,composite-clock|Z[gpt8_gate_fck@1000�ti,composite-gate-clock|� xT\gpt8_mux_fck@1040�ti,composite-mux-clock|@�x@T]gpt8_fck�ti,composite-clock|\]gpt9_gate_fck@1000�ti,composite-gate-clock|� xT^gpt9_mux_fck@1040�ti,composite-mux-clock|@�x@T_gpt9_fck�ti,composite-clock|^_per_32k_alwon_fck�fixed-factor-clock|@T`gpio6_dbck@1000�ti,gate-clock|`x�T�gpio5_dbck@1000�ti,gate-clock|`x�T�gpio4_dbck@1000�ti,gate-clock|`x�T�gpio3_dbck@1000�ti,gate-clock|`x�T�gpio2_dbck@1000�ti,gate-clock|`x� T�wdt3_fck@1000�ti,wait-gate-clock|`x� T�per_l4_ick�fixed-factor-clock|?Tagpio6_ick@1010�ti,omap3-interface-clock|ax�T�gpio5_ick@1010�ti,omap3-interface-clock|ax�T�gpio4_ick@1010�ti,omap3-interface-clock|ax�T�gpio3_ick@1010�ti,omap3-interface-clock|ax�T�gpio2_ick@1010�ti,omap3-interface-clock|ax� T�wdt3_ick@1010�ti,omap3-interface-clock|ax� T�uart3_ick@1010�ti,omap3-interface-clock|ax� T�uart4_ick@1010�ti,omap3-interface-clock|ax�T�gpt9_ick@1010�ti,omap3-interface-clock|ax� T�gpt8_ick@1010�ti,omap3-interface-clock|ax� T�gpt7_ick@1010�ti,omap3-interface-clock|ax�T�gpt6_ick@1010�ti,omap3-interface-clock|ax�T�gpt5_ick@1010�ti,omap3-interface-clock|ax�T�gpt4_ick@1010�ti,omap3-interface-clock|ax�T�gpt3_ick@1010�ti,omap3-interface-clock|ax�T�gpt2_ick@1010�ti,omap3-interface-clock|ax�T�mcbsp2_ick@1010�ti,omap3-interface-clock|ax�T�mcbsp3_ick@1010�ti,omap3-interface-clock|ax�T�mcbsp4_ick@1010�ti,omap3-interface-clock|ax�T�mcbsp2_gate_fck@1000�ti,composite-gate-clock|�xT mcbsp3_gate_fck@1000�ti,composite-gate-clock|�xTmcbsp4_gate_fck@1000�ti,composite-gate-clock|�xTemu_src_mux_ck@1140� ti,mux-clock|bcdx@Teemu_src_ck�ti,clkdm-gate-clock|eTfpclk_fck@1140�ti,divider-clock|f��x@�pclkx2_fck@1140�ti,divider-clock|f��x@�atclk_fck@1140�ti,divider-clock|f��x@�traceclk_src_fck@1140� ti,mux-clock|bcd�x@Tgtraceclk_fck@1140�ti,divider-clock|g� �x@�secure_32k_fck� fixed-clock��Thgpt12_fck�fixed-factor-clock|hwdt1_fck�fixed-factor-clock|hsecurity_l4_ick2�fixed-factor-clock|?Tiaes1_ick@a14�ti,omap3-interface-clock|i�x rng_ick@a14�ti,omap3-interface-clock|ix �sha11_ick@a14�ti,omap3-interface-clock|ix �des1_ick@a14�ti,omap3-interface-clock|ix �cam_mclk@f00�ti,gate-clock|j�xWcam_ick@f10�!ti,omap3-no-wait-interface-clock|?x�T�csi2_96m_fck@f00�ti,gate-clock|x�T�security_l3_ick�fixed-factor-clock|>Tkpka_ick@a14�ti,omap3-interface-clock|kx �icr_ick@a10�ti,omap3-interface-clock|Jx �des2_ick@a10�ti,omap3-interface-clock|Jx �mspro_ick@a10�ti,omap3-interface-clock|Jx �mailboxes_ick@a10�ti,omap3-interface-clock|Jx �ssi_l4_ick�fixed-factor-clock|?Trsr1_fck@c00�ti,wait-gate-clock|x �Tsr2_fck@c00�ti,wait-gate-clock|x �Tsr_l4_ick�fixed-factor-clock|?dpll2_fck@40�ti,divider-clock|&��x@�Tldpll2_ck@4�ti,omap3-dpll-clock|lx$@4���Tmdpll2_m2_ck@44�ti,divider-clock|m�xD�Tniva2_ck@0�ti,wait-gate-clock|nx�T�modem_fck@a00�ti,omap3-interface-clock|x �T�sad2d_ick@a10�ti,omap3-interface-clock|>x �T�mad2d_ick@a18�ti,omap3-interface-clock|>x �T�mspro_fck@a00�ti,wait-gate-clock|x �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock|�x Tossi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock|�x @$�Tpssi_ssr_fck_3430es2�ti,composite-clock|opTqssi_sst_fck_3430es2�fixed-factor-clock|qThsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock|Ix �T�ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock|rx �Tusim_gate_fck@c00�ti,composite-gate-clock|E� x T}sys_d2_ck�fixed-factor-clock|Ttomap_96m_d2_fck�fixed-factor-clock|ETuomap_96m_d4_fck�fixed-factor-clock|ETvomap_96m_d8_fck�fixed-factor-clock|ETwomap_96m_d10_fck�fixed-factor-clock|E Txdpll5_m2_d4_ck�fixed-factor-clock|sTydpll5_m2_d8_ck�fixed-factor-clock|sTzdpll5_m2_d16_ck�fixed-factor-clock|sT{dpll5_m2_d20_ck�fixed-factor-clock|sT|usim_mux_fck@c40�ti,composite-mux-clock(|tuvwxyz{|�x @�T~usim_fck�ti,composite-clock|}~usim_ick@c10�ti,omap3-interface-clock|Nx � T�dpll5_ck@d04�ti,omap3-dpll-clock|x  $ L 4��Tdpll5_m2_ck@d50�ti,divider-clock|�x P�Tssgx_gate_fck@b00�ti,composite-gate-clock|&�x T�core_d3_ck�fixed-factor-clock|&T�core_d4_ck�fixed-factor-clock|&T�core_d6_ck�fixed-factor-clock|&T�omap_192m_alwon_fck�fixed-factor-clock|"T�core_d2_ck�fixed-factor-clock|&T�sgx_mux_fck@b40�ti,composite-mux-clock |���*����x @T�sgx_fck�ti,composite-clock|��sgx_ick@b10�ti,wait-gate-clock|>x �T�cpefuse_fck@a08�ti,gate-clock|x �T�ts_fck@a08�ti,gate-clock|@x �T�usbtll_fck@a08�ti,wait-gate-clock|sx �T�usbtll_ick@a18�ti,omap3-interface-clock|Jx �T�mmchs3_ick@a10�ti,omap3-interface-clock|Jx �T�mmchs3_fck@a00�ti,wait-gate-clock|x �T�dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock|��xWT�dss_ick_3430es2@e10�ti,omap3-dss-interface-clock|?x�T�usbhost_120m_fck@1400�ti,gate-clock|sx�T�usbhost_48m_fck@1400�ti,dss-gate-clock|0x�T�usbhost_ick@1410�ti,omap3-dss-interface-clock|?x�T�uart4_fck@1000�ti,wait-gate-clock|Ox�T�clockdomainscore_l3_clkdmti,clockdomain|��dpll3_clkdmti,clockdomain|dpll1_clkdmti,clockdomain|per_clkdmti,clockdomainl|���������������������������emu_clkdmti,clockdomain|fdpll4_clkdmti,clockdomain|wkup_clkdmti,clockdomain$|���������dss_clkdmti,clockdomain|�����core_l4_clkdmti,clockdomain�|�������������������������������������cam_clkdmti,clockdomain|��iva2_clkdmti,clockdomain|�dpll2_clkdmti,clockdomain|md2d_clkdmti,clockdomain |���dpll5_clkdmti,clockdomain|sgx_clkdmti,clockdomain|�usbhost_clkdmti,clockdomain |���counter@48320000ti,omap-counter32kxH2  �counter_32kinterrupt-controller@48200000ti,omap3-intc��xH Tdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaxH`� �� �`�dmaTgpio@48310000ti,omap3-gpioxH1��gpio1����T�gpio@49050000ti,omap3-gpioxI��gpio2��� T�gpio@49052000ti,omap3-gpioxI ��gpio3���gpio@49054000ti,omap3-gpioxI@� �gpio4���gpio@49056000ti,omap3-gpioxI`�!�gpio5��� gpio@49058000ti,omap3-gpioxI��"�gpio6��� serial@4806a000ti,omap3-uartxH� !H�12�txrx�uart1��lserial@4806c000ti,omap3-uartxH�!I�34�txrx�uart2��lserial@49020000ti,omap3-uartxI!J�n�56�txrx�uart3��lFdefault5��i2c@48070000 ti,omap3-i2cxH��8��txrx+�i2c1Fdefault5��'�@twl@48xH�  ti,twl4030��Fdefault5��powerti,twl4030-power?rtcti,twl4030-rtc� bciti,twl4030-bci� O�]� ivacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2�*���*��zregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� Tregulator-vdacti,twl4030-vdac�w@�w@zregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0�regulator-vmmc2ti,twl4030-vmmc2�:��0�T�regulator-vusb1v5ti,twl4030-vusb1v5T�regulator-vusb1v8ti,twl4030-vusb1v8T�regulator-vusb3v1ti,twl4030-vusb3v1T�regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@regulator-vsimti,twl4030-vsim�w@�-��gpioti,twl4030-gpio���twl4030-usbti,twl4030-usb� ��������T�pwmti,twl4030-pwm�pwmledti,twl4030-pwmled�pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad��� �sramadcti,twl4030-madc�T�i2c@48072000 ti,omap3-i2cxH ��9��txrx+�i2c2Fdefault5���i2c@48060000 ti,omap3-i2cxH��=��txrx+�i2c3Fdefault5���lp8720@7dFdefault5� ti,lp8720x} �ldo1�-���-��T�mailbox@48094000ti,omap3-mailbox�mailboxxH @�&2Ddsp V aspi@48098000ti,omap2-mcspixH ��A+�mcspi1l@�#$%&'()* �tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspixH ��B+�mcspi2l �+,-.�tx0rx0tx1rx1spi@480b8000ti,omap2-mcspixH ��[+�mcspi3l ��tx0rx0tx1rx1spi@480ba000ti,omap2-mcspixH ��0+�mcspi4l�FG�tx0rx01w@480b2000 ti,omap3-1wxH �:�hdq1wmmc@4809c000ti,omap3-hsmmcxH ��S�mmc1z�=>�txrx��Fdefault5���� �� �mmc@480b4000ti,omap3-hsmmcxH @�V�mmc2�/0�txrxFdefault5�����mmc@480ad000ti,omap3-hsmmcxH ��^�mmc3�MN�txrx �disabledmmu@480bd400�ti,omap2-iommuxH ����mmu_isp�Tmmu@5d000000�ti,omap2-iommux]���mmu_iva �disabledwdt@48314000 ti,omap3-wdtxH1@� �wd_timer2mcbsp@48074000ti,omap3-mcbspxH@��mpu �;< �commontxrx��mcbsp1� �txrx|��fck �disabledmcbsp@49022000ti,omap3-mcbspxI �I�� �mpusidetone�>?�commontxrxsidetone�mcbsp2mcbsp2_sidetone�!"�txrx|���fckick �disabledmcbsp@49024000ti,omap3-mcbspxI@�I�� �mpusidetone�YZ�commontxrxsidetone��mcbsp3mcbsp3_sidetone��txrx|���fckick �disabledmcbsp@49026000ti,omap3-mcbspxI`��mpu �67 �commontxrx��mcbsp4��txrx|��fck �disabledmcbsp@48096000ti,omap3-mcbspxH `��mpu �QR �commontxrx��mcbsp5��txrx|��fck �disabledsham@480c3000ti,omap3-sham�shamxH 0d�1�E�rxtimer@48318000ti,omap3430-timerxH1��%�timer1"timer@49032000ti,omap3430-timerxI �&�timer2timer@49034000ti,omap3430-timerxI@�'�timer3timer@49036000ti,omap3430-timerxI`�(�timer4timer@49038000ti,omap3430-timerxI��)�timer51timer@4903a000ti,omap3430-timerxI��*�timer61timer@4903c000ti,omap3430-timerxI��+�timer71timer@4903e000ti,omap3430-timerxI��,�timer8>1timer@49040000ti,omap3430-timerxI�-�timer9>timer@48086000ti,omap3430-timerxH`�.�timer10>timer@48088000ti,omap3430-timerxH��/�timer11>timer@48304000ti,omap3430-timerxH0@�_�timer12"Kusbhstll@48062000 ti,usbhs-tllxH �N �usb_tll_hsusbhshost@48064000ti,usbhs-hostxH@ �usb_host_hs+�ohci@48064400ti,ohci-omap3xHD�L[ehci@48064800 ti,ehci-omapxHH�Mgpmc@6e000000ti,omap3430-gpmc�gpmcxn����rxtxs+���usb_otg_hs@480ab000ti,omap3-musbxH ��\]�mcdma �usb_otg_hs��� Fdefault5������ �usb2-phy��2dss@48050000 ti,omap3-dssxH �disabled �dss_core|��fck+�dispc@48050400ti,omap3-dispcxH� �dss_dispc|��fckencoder@4804fc00 ti,omap3-dsixH�H�@H� �protophypll� �disabled �dss_dsi1|�� �fcksys_clkencoder@48050800ti,omap3-rfbixH �disabled �dss_rfbi|���fckickencoder@48050c00ti,omap3-vencxH  �disabled �dss_venc|���fcktv_dac_clkssi-controller@48058000 ti,omap3-ssi�ssi�okxH�H��sysgdd�G�gdd_mpu+� |q �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portxH�H��txrx�CDssi-port@4805b000ti,omap3-ssi-portxH�H��txrx�EFserial@49042000ti,omap3-uartxI �P�QR�txrx�uart4��lregulator-abb-mpu ti,abb-v1 wabb_mpu_iva+xH0r�H0h�base-addressint-address�|�`sO�7��pinmux@480025a0 ti,omap3-padconfpinctrl-singlexH%�\+��� )�isp@480bc000 ti,omap3-ispxH ��H ��p�&�ports+bandgap@48002524xH%$ti,omap36xx-bandgap2Ttarget-module@480cb000ti,sysc-omap3630-srti,sysc�smartreflex_corexH �8�syscH U|�fck+ �H �smartreflex@0ti,omap3-smartreflex-corex�target-module@480c9000ti,sysc-omap3630-srti,sysc�smartreflex_mpu_ivaxH �8�syscH U|�fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivax�thermal-zonescpu_thermalc�y��N �memory@80000000lmemoryx�  compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namesphandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsti,no-reset-on-initinterrupts-extendedpinctrl-0ti,use_poweroffbci3v1-supplyio-channelsio-channel-namesregulator-always-onusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cellsenable-gpios#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplycd-gpiosbus-widthti,non-removablestatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinsmultipointnum-epsram-bitsinterface-typeusb-phyphysphy-namespowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsti,sysc-maskti,sysc-sidlepolling-delay-passivepolling-delaycoefficientsthermal-sensors