Ð þí1é8.„(e.L V2P-CA5s%# arm,vexpress,v2p-ca5sarm,vexpress+<Kfixed-regulator-0 regulator-fixedW3V3f2Z ~2Z –ªclk24mhz fixed-clock²¿n6 Ïv2m:clk24mhzª refclk1mhz fixed-clock²¿B@Ïv2m:refclk1mhzªrefclk32khz fixed-clock²¿€Ïv2m:refclk32khzªleds gpio-ledsled-1âv2m:green:user1 è îheartbeatled-2âv2m:green:user2 èîdisk-activityled-3âv2m:green:user3 èîcpu0led-4âv2m:green:user4 èîcpu1led-5âv2m:green:user5 èîcpu2led-6âv2m:green:user6 èîcpu3led-7âv2m:green:user7 èîcpu4led-8âv2m:green:user8 èîcpu5bus@8000000 simple-bus<K`   ?´/            !!""##$$%%&&''(())**motherboard-busV2M-P1=rs1 arm,vexpress,v2m-p1simple-bus<K flash@0 arm,vexpress-flashcfi-flashPTpartitions arm,arm-firmware-suitepsram@100000000 arm,vexpress-psrammtd-ram PTethernet@202000000 smsc,lan9118smsc,lan9115 P_jmiis€•¨¶usb@203000000 nxp,usb-isp1761 P_ Æperipheraliofpga-bus@300000000 simple-bus<K sysreg@10000 arm,vexpress-sysregP<K ªgpio@8 arm,vexpress-sysreg,sys_ledPÎÞªgpio@48 arm,vexpress-sysreg,sys_mciPHÎÞªgpio@4c arm,vexpress-sysreg,sys_flashPLÎÞsysctl@20000 arm,sp810arm,primecellP êñrefclktimclkapb_pclk²0Ïtimerclken0timerclken1timerclken2timerclken3 ý ªi2c@30000 arm,versatile-i2cP<Kpcie-switch@60 idt,89hpes32h8P`aaci@40000 arm,pl041arm,primecellP_ ê ñapb_pclkmmci@50000 arm,pl180arm,primecellP_  $ -6·Dê ñmclkapb_pclkkmi@60000 arm,pl050arm,primecellP_ ê ñKMIREFCLKapb_pclkkmi@70000 arm,pl050arm,primecellP_ ê ñKMIREFCLKapb_pclkserial@90000 arm,pl011arm,primecellP _ê ñuartclkapb_pclkserial@a0000 arm,pl011arm,primecellP _ê ñuartclkapb_pclkserial@b0000 arm,pl011arm,primecellP _ê ñuartclkapb_pclkserial@c0000 arm,pl011arm,primecellP _ê ñuartclkapb_pclkwdt@f0000 arm,sp805arm,primecellP_êñwdog_clkapb_pclktimer@110000 arm,sp804arm,primecellP_êñtimclken1timclken2apb_pclktimer@120000 arm,sp804arm,primecellP_êñtimclken1timclken2apb_pclki2c@160000 arm,versatile-i2cP<Kdvi-transmitter@39 sil,sii9022-tpisil,sii9022P9ports<Kport@0PendpointP ªdvi-transmitter@60 sil,sii9022-cpisil,sii9022P`rtc@170000 arm,pl031arm,primecellP_ê ñapb_pclkcompact-flash@1a0000 arm,vexpress-cfata-genericP`clcd@1f0000 arm,pl111arm,primecellP jcombined_ê ñclcdclkapb_pclkz7ù€ portendpointP ª mcc arm,vexpress,config-bus·oscclk0 arm,vexpress-oscÒë}x@“‡² Ïv2m:oscclk0oscclk1 arm,vexpress-oscÒëjepßÒ@² Ïv2m:oscclk1ª oscclk2 arm,vexpress-oscÒën6n6² Ïv2m:oscclk2ª volt-vio arm,vexpress-voltÒWVIO–âVIOtemp-mcc arm,vexpress-tempÒâMCCreset arm,vexpress-resetÒmuxfpga arm,vexpress-muxfpgaÒshutdown arm,vexpress-shutdownÒreboot arm,vexpress-rebootÒ dvimode arm,vexpress-dvimodeÒ chosenaliases?ö/bus@8000000/motherboard-bus/iofpga-bus@300000000/serial@90000?þ/bus@8000000/motherboard-bus/iofpga-bus@300000000/serial@a0000?/bus@8000000/motherboard-bus/iofpga-bus@300000000/serial@b0000?/bus@8000000/motherboard-bus/iofpga-bus@300000000/serial@c0000=/bus@8000000/motherboard-bus/iofpga-bus@300000000/i2c@160000</bus@8000000/motherboard-bus/iofpga-bus@300000000/i2c@30000cpus<Kcpu@0 cpu arm,cortex-a5P,cpu@1 cpu arm,cortex-a5P,memory@80000000 memoryP€@reserved-memory<Kvram@18000000 shared-dma-poolP€=ª hdlcd@2a110000 arm,hdlcdP* _Uêñpxlclkmemory-controller@2a150000 arm,pl341arm,primecellP*ê ñapb_pclkmemory-controller@2a190000 arm,pl354arm,primecellP*_VWê ñapb_pclkscu@2c000000 arm,cortex-a5-scuP,Xtimer@2c000600 arm,cortex-a5-twd-timerP,  _ timer@2c0002006 arm,cortex-a5-global-timerarm,cortex-a9-global-timerP,  _ êwatchdog@2c000620 arm,cortex-a5-twd-wdtP,  _interrupt-controller@2c001000$ arm,cortex-a5-gicarm,cortex-a9-gic <DP,,ªcache-controller@2c0f0000 arm,pl310-cacheP, _TYªpmu arm,cortex-a5-pmu_DEdcc arm,vexpress,config-bus·oscclk0 arm,vexpress-oscÒëúð€õá²Ïoscclk0ªoscclk1 arm,vexpress-oscÒëLK@úð€²Ïoscclk1ªoscclk2 arm,vexpress-oscÒëÄ´'²Ïoscclk2oscclk3 arm,vexpress-oscÒëjep Õ³@²Ïoscclk3ªoscclk4 arm,vexpress-oscÒëÄ´Ä´²Ïoscclk4oscclk5 arm,vexpress-oscÒë}x@“‡²Ïoscclk5ªtemp-dcc arm,vexpress-tempÒâDCChsb@40000000 simple-bus<K @@ `/$%&' modelarm,hbiarm,vexpress,sitecompatibleinterrupt-parent#address-cells#size-cellsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onphandle#clock-cellsclock-frequencyclock-output-nameslabelgpioslinux,default-triggerranges#interrupt-cellsinterrupt-map-maskinterrupt-maparm,v2m-memory-mapregbank-widthinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplydr_modegpio-controller#gpio-cellsclocksclock-namesassigned-clocksassigned-clock-parentscd-gpioswp-gpiosmax-frequencyvmmc-supplyremote-endpointreg-shiftinterrupt-namesmax-memory-bandwidthmemory-regionarm,pl11x,tft-r0g0b0-padsarm,vexpress,config-bridgearm,vexpress-sysreg,funcfreq-rangeserial0serial1serial2serial3i2c0i2c1device_typenext-level-cacheno-mapinterrupt-controllercache-level