� ����8��(���,rockchip,rk3288-evb-act8846rockchip,rk3288&7Rockchip RK3288 EVB ACT8846aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000�/serial@ff190000�/serial@ff690000�/serial@ff1b0000�/serial@ff1c0000�/spi@ff110000�/spi@ff120000�/spi@ff130000arm-pmuarm,cortex-a12-pmu0������cpus�rockchip,rk3066-smp�cpu@500�cpuarm,cortex-a12��'�@5<rV bcpu@501�cpuarm,cortex-a12��'�@5<rbcpu@502�cpuarm,cortex-a12��'�@5<rbcpu@503�cpuarm,cortex-a12��'�@5<rbcpu-opp-tableoperating-points-v2jbopp-126000000u���| ��opp-216000000u ��| ��opp-312000000u��| ��opp-408000000uQ�| ��opp-600000000u#�F| ��opp-696000000u)||~�opp-816000000u0�,|B@opp-1008000000u<�|�opp-1200000000uG��|��opp-1416000000uTfr|O�opp-1512000000uZJ|� opp-1608000000u_�"|�preserved-memory�dma-unusable@fe000000��oscillator fixed-clock�n6�xin24m�b timerarm,armv7-timer�0�   �n6�timer@ff810000rockchip,rk3288-timer���  �H 5a  �pclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshc�р 5�Drv�biuciuciu-driveciu-sample � �� @��'reset3okay:DVg�y�default� ��mmc@ff0d0000rockchip,rk3288-dw-mshc�р 5�Esw�biuciuciu-driveciu-sample �!�� @��'reset 3disabledmmc@ff0e0000rockchip,rk3288-dw-mshc�р 5�Ftx�biuciuciu-driveciu-sample �"��@��'reset 3disabledmmc@ff0f0000rockchip,rk3288-dw-mshc�р 5�Guy�biuciuciu-driveciu-sample �#��@��'reset3okay:Dy��default�saradc@ff100000rockchip,saradc�� �$�5I[�saradcapb_pclk�W 'saradc-apb3okay�bzspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5AR�spiclkapb_pclk�  �txrx �,�default��� 3disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BS�spiclkapb_pclk� �txrx �-�default� �� 3disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CT�spiclkapb_pclk��txrx �.�default�!"#$�� 3disabledi2c@ff140000rockchip,rk3288-i2c�� �>�i2c5M�default�% 3disabledi2c@ff150000rockchip,rk3288-i2c�� �?�i2c5O�default�& 3disabledi2c@ff160000rockchip,rk3288-i2c�� �@�i2c5P�default�' 3disabledi2c@ff170000rockchip,rk3288-i2c�� �A�i2c5Q�default�(3okaybmserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart�� �7��5MU�baudclkapb_pclk��txrx�default�)3okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart�� �8��5NV�baudclkapb_pclk��txrx�default�*3okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart��i �9��5OW�baudclkapb_pclk�default�+3okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �:��5PX�baudclkapb_pclk��txrx�default�,3okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �;��5QY�baudclkapb_pclk�  �txrx�default�-3okaydma-controller@ff250000arm,pl330arm,primecell��%@�-5� �apb_pclkbthermal-zonesreserve-thermalD�Z�h.cpu-thermalDdZ�h.tripscpu_alert0xp���passiveb/cpu_alert1x$����passiveb0cpu_critx_��� �criticalcooling-mapsmap0�/0�����������������map1�00���������������������������������gpu-thermalDdZ�h.tripsgpu_alert0xp���passiveb1gpu_critx_��� �criticalcooling-mapsmap0�1 �2��������tsadc@ff280000rockchip,rk3288-tsadc��( �%5HZ�tsadcapb_pclk�� 'tsadc-apb�initdefaultsleep�3�4�3��5�s3okay�b.ethernet@ff290000rockchip,rk3288-gmac��)�#macirqeth_wake_irq�585�fgc��]M�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac�B 'stmmaceth3okay36>rgmiiGinput T7d z'B@���8�default�9�0�usb@ff500000 generic-ehci��P �5��:�usb3okayusb@ff520000 generic-ohci��R �)5��:�usb 3disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��T �5��otg�host�; �usb2-phy�3okayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��X �5��otg�otg���@@ �< �usb2-phy 3disabledusb@ff5c0000 generic-ehci��\ �5� 3disableddma-controller@ff600000arm,pl330arm,primecell��`@�-5� �apb_pclk 3disabledi2c@ff650000rockchip,rk3288-i2c��e �<�i2c5L�default�=3okay��syr827@40silergy,syr827&�@Cvdd_cpuR �Pj�p���>b syr828@41silergy,syr828&�ACvdd_gpuR �Pj�p��>brhym8563@51haoyu,hym8563�Q&?��default�@��xin32kact8846@5aactive-semi,act8846�Z3okay�>�>�>�>�A�>�BregulatorsREG1CVCC_DDRRO�jO��REG2CVCC_IOR2Z�j2Z��bAREG3CVDD_LOGR �`j�`�REG4CVCC_20R��j���bBREG5 CVCCIO_SDRw@j2Z��bREG6 CVDD10_LCDRB@jB@�REG7 CVCCA_CODECR2Z�j2Z��REG8CVCCA_TPR2Z�j2Z��REG9 CVCCIO_PMUR2Z�j2Z��REG10CVDD_10RB@jB@�REG11CVCC_18Rw@jw@�bREG12 CVCC18_LCDRw@jw@�i2c@ff660000rockchip,rk3288-i2c��f �=�i2c5N�default�C 3disabledpwm@ff680000rockchip,rk3288-pwm��h�default�D5_3okayb}pwm@ff680010rockchip,rk3288-pwm��h�default�E5_ 3disabledpwm@ff680020rockchip,rk3288-pwm��h �default�F5_ 3disabledpwm@ff680030rockchip,rk3288-pwm��h0�default�G5_ 3disabledsram@ff700000 mmio-sram��p���p�smp-sram@0rockchip,rk3066-smp-sram�sram@ff720000#rockchip,rk3288-pmu-srammmio-sram��rpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd��sbpower-controller!rockchip,rk3288-power-controller�h� bYpower-domain@9� �5��������������chgfdehilkj$"HIJKLMNOPpower-domain@11� 5�op"QRpower-domain@12� 5��"Spower-domain@13� 5�"TUreboot-modesyscon-reboot-mode)�0RB�?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~��������������������������������������������������������������������������������������������������������������������������������O� h{�default�|u}B@b~external-gmac-clock fixed-clock�sY@ �ext_gmac�b8panellg,lp079qx1-sp0vz~ h{���portsportendpoint�blgpio-keys gpio-keys��default��power o?tGPIO Key Power���dvcc-host-regulatorregulator-fixed� _?�default�� Cvcc_host��vcc-phy-regulatorregulator-fixed� _?�default��Cvcc_phyR2Z�j2Z���b6vsys-regulatorregulator-fixedCvcc_sysRLK@jLK@��b>sdmmc-regulatorregulator-fixed _{ �default��Cvcc_sdR2Z�j2Z�����Abvcc-lcdregulator-fixed� _{�default��Cvcc_lcd�Ab�vcc-wlregulator-fixed� _{ �default��Cvcc_wl� #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onvin-supplyvp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointforce-hpdddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltbrightness-levelsdefault-brightness-levelenable-gpiospwmsbacklightpower-supplyautorepeatlinux,input-typewakeup-sourcedebounce-intervalenable-active-highstartup-delay-us