� ���8�( ���Dgumstix,omap3-overo-alto35gumstix,omap3-overoti,omap3430ti,omap3 +!7OMAP35xx Gumstix Overo on Alto35chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000%d/ocp@68000000/spi@48098000/display@1cpus+cpu@0arm,cortex-a8mcpuy}�cpu����pmu@54000000arm,cortex-a8-pmuyT���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busyh� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-busy + � pinmux@30 ti,omap3-padconfpinctrl-singley08+���!�>defaultLV�pinmux_uart2_pins ^<>@BV�pinmux_i2c1_pins^��V�pinmux_mmc1_pins0^V�pinmux_mmc2_pins0^(*,.02V�pinmux_w3cbw003c_pins^�lVpinmux_hsusb2_pins@^� � � � � � ��Vpinmux_twl4030_pins^�AV�pinmux_i2c3_pins^��V�pinmux_uart3_pins^npV�pinmux_dss_dpi_pins�^����������������������������V pinmux_lb035_pins^DV�pinmux_backlight_pins^FVpinmux_mcspi1_pins(^�����V�pinmux_ads7846_pins^ V�pinmux_led_pins ^LPR�Vscm_conf@270sysconsimple-busyp0+ �p0Vpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapy�rpbias_mmc_omap2430ypbias_mmc_omap2430�w@�-��V�clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock}�yhV mcbsp5_fck�ti,composite-clock} Vmcbsp1_mux_fck@4�ti,composite-mux-clock}�yV mcbsp1_fck�ti,composite-clock} V�mcbsp2_mux_fck@4�ti,composite-mux-clock} �yVmcbsp2_fck�ti,composite-clock} Vmcbsp3_mux_fck@68�ti,composite-mux-clock} yhVmcbsp3_fck�ti,composite-clock}Vmcbsp4_mux_fck@68�ti,composite-mux-clock} �yhVmcbsp4_fck�ti,composite-clock}Vclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singley \+���!�pinmux_twl4030_vpins ^V�pinmux_button_pins^Vaes@480c5000 ti,omap3-aes�aesyH PP��AB�txrxprm@48306000 ti,omap3-prmyH0`@� clocks+virt_16_8m_ck� fixed-clock�YVosc_sys_ck@d40� ti,mux-clock}y @Vsys_ck@1270�ti,divider-clock}��yp�Vsys_clkout1@d70�ti,gate-clock}y p�dpll3_x2_ck�fixed-factor-clock}dpll3_m2x2_ck�fixed-factor-clock}Vdpll4_x2_ck�fixed-factor-clock}corex2_fck�fixed-factor-clock}V wkup_l4_ick�fixed-factor-clock}VOcorex2_d3_fck�fixed-factor-clock} V�corex2_d5_fck�fixed-factor-clock} V�clockdomainscm@48004000 ti,omap3-cmyH@@clocks+dummy_apb_pclk� fixed-clock�omap_32k_fck� fixed-clock��VAvirt_12m_ck� fixed-clock��Vvirt_13m_ck� fixed-clock��]@Vvirt_19200000_ck� fixed-clock�$�Vvirt_26000000_ck� fixed-clock����Vvirt_38_4m_ck� fixed-clock�I�Vdpll4_ck@d00�ti,omap3-dpll-per-clock}y D 0Vdpll4_m2_ck@d48�ti,divider-clock}�?y H�V!dpll4_m2x2_mul_ck�fixed-factor-clock}!V"dpll4_m2x2_ck@d00�ti,gate-clock}"�y (V#omap_96m_alwon_fck�fixed-factor-clock}#V*dpll3_ck@d00�ti,omap3-dpll-core-clock}y @ 0Vdpll3_m3_ck@1140�ti,divider-clock}��y@�V$dpll3_m3x2_mul_ck�fixed-factor-clock}$V%dpll3_m3x2_ck@d00�ti,gate-clock}%� y (V&emu_core_alwon_ck�fixed-factor-clock}&Vcsys_altclk� fixed-clock�V/mcbsp_clks� fixed-clock�Vdpll3_m2_ck@d40�ti,divider-clock}��y @�Vcore_ck�fixed-factor-clock}V'dpll1_fck@940�ti,divider-clock}'��y @�V(dpll1_ck@904�ti,omap3-dpll-clock}(y  $ @ 4Vdpll1_x2_ck�fixed-factor-clock}V)dpll1_x2m2_ck@944�ti,divider-clock})�y D�V=cm_96m_fck�fixed-factor-clock}*V+omap_96m_fck@d40� ti,mux-clock}+�y @VFdpll4_m3_ck@e40�ti,divider-clock}�� y@�V,dpll4_m3x2_mul_ck�fixed-factor-clock},V-dpll4_m3x2_ck@d00�ti,gate-clock}-�y (V.omap_54m_fck@d40� ti,mux-clock}./�y @V9cm_96m_d2_fck�fixed-factor-clock}+V0omap_48m_fck@d40� ti,mux-clock}0/�y @V1omap_12m_fck�fixed-factor-clock}1VHdpll4_m4_ck@e40�ti,divider-clock}�y@�V2dpll4_m4x2_mul_ck�ti,fixed-factor-clock}2>LYV3dpll4_m4x2_ck@d00�ti,gate-clock}3�y (YV�dpll4_m5_ck@f40�ti,divider-clock}�?y@�V4dpll4_m5x2_mul_ck�ti,fixed-factor-clock}4>LYV5dpll4_m5x2_ck@d00�ti,gate-clock}5�y (YVkdpll4_m6_ck@1140�ti,divider-clock}��?y@�V6dpll4_m6x2_mul_ck�fixed-factor-clock}6V7dpll4_m6x2_ck@d00�ti,gate-clock}7�y (V8emu_per_alwon_ck�fixed-factor-clock}8Vdclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock}'�y pV:clkout2_src_mux_ck@d70�ti,composite-mux-clock}'+9y pV;clkout2_src_ck�ti,composite-clock}:;V<sys_clkout2@d70�ti,divider-clock}<��@y plmpu_ck�fixed-factor-clock}=V>arm_fck@924�ti,divider-clock}>y $�emu_mpu_alwon_ck�fixed-factor-clock}>Vel3_ick@a40�ti,divider-clock}'�y @�V?l4_ick@a40�ti,divider-clock}?��y @�V@rm_ick@c40�ti,divider-clock}@��y @�gpt10_gate_fck@a00�ti,composite-gate-clock}� y VBgpt10_mux_fck@a40�ti,composite-mux-clock}A�y @VCgpt10_fck�ti,composite-clock}BCgpt11_gate_fck@a00�ti,composite-gate-clock}� y VDgpt11_mux_fck@a40�ti,composite-mux-clock}A�y @VEgpt11_fck�ti,composite-clock}DEcore_96m_fck�fixed-factor-clock}FVmmchs2_fck@a00�ti,wait-gate-clock}y �V�mmchs1_fck@a00�ti,wait-gate-clock}y �V�i2c3_fck@a00�ti,wait-gate-clock}y �V�i2c2_fck@a00�ti,wait-gate-clock}y �V�i2c1_fck@a00�ti,wait-gate-clock}y �V�mcbsp5_gate_fck@a00�ti,composite-gate-clock}� y Vmcbsp1_gate_fck@a00�ti,composite-gate-clock}� y V core_48m_fck�fixed-factor-clock}1VGmcspi4_fck@a00�ti,wait-gate-clock}Gy �V�mcspi3_fck@a00�ti,wait-gate-clock}Gy �V�mcspi2_fck@a00�ti,wait-gate-clock}Gy �V�mcspi1_fck@a00�ti,wait-gate-clock}Gy �V�uart2_fck@a00�ti,wait-gate-clock}Gy �V�uart1_fck@a00�ti,wait-gate-clock}Gy � V�core_12m_fck�fixed-factor-clock}HVIhdq_fck@a00�ti,wait-gate-clock}Iy �V�core_l3_ick�fixed-factor-clock}?VJsdrc_ick@a10�ti,wait-gate-clock}Jy �V�gpmc_fck�fixed-factor-clock}Jcore_l4_ick�fixed-factor-clock}@VKmmchs2_ick@a10�ti,omap3-interface-clock}Ky �V�mmchs1_ick@a10�ti,omap3-interface-clock}Ky �V�hdq_ick@a10�ti,omap3-interface-clock}Ky �V�mcspi4_ick@a10�ti,omap3-interface-clock}Ky �V�mcspi3_ick@a10�ti,omap3-interface-clock}Ky �V�mcspi2_ick@a10�ti,omap3-interface-clock}Ky �V�mcspi1_ick@a10�ti,omap3-interface-clock}Ky �V�i2c3_ick@a10�ti,omap3-interface-clock}Ky �V�i2c2_ick@a10�ti,omap3-interface-clock}Ky �V�i2c1_ick@a10�ti,omap3-interface-clock}Ky �V�uart2_ick@a10�ti,omap3-interface-clock}Ky �V�uart1_ick@a10�ti,omap3-interface-clock}Ky � V�gpt11_ick@a10�ti,omap3-interface-clock}Ky � V�gpt10_ick@a10�ti,omap3-interface-clock}Ky � V�mcbsp5_ick@a10�ti,omap3-interface-clock}Ky � V�mcbsp1_ick@a10�ti,omap3-interface-clock}Ky � V�omapctrl_ick@a10�ti,omap3-interface-clock}Ky �V�dss_tv_fck@e00�ti,gate-clock}9y�V�dss_96m_fck@e00�ti,gate-clock}Fy�V�dss2_alwon_fck@e00�ti,gate-clock}y�V�dummy_ck� fixed-clock�gpt1_gate_fck@c00�ti,composite-gate-clock}�y VLgpt1_mux_fck@c40�ti,composite-mux-clock}Ay @VMgpt1_fck�ti,composite-clock}LMVaes2_ick@a10�ti,omap3-interface-clock}K�y V�wkup_32k_fck�fixed-factor-clock}AVNgpio1_dbck@c00�ti,gate-clock}Ny �V�sha12_ick@a10�ti,omap3-interface-clock}Ky �V�wdt2_fck@c00�ti,wait-gate-clock}Ny �V�wdt2_ick@c10�ti,omap3-interface-clock}Oy �V�wdt1_ick@c10�ti,omap3-interface-clock}Oy �V�gpio1_ick@c10�ti,omap3-interface-clock}Oy �V�omap_32ksync_ick@c10�ti,omap3-interface-clock}Oy �V�gpt12_ick@c10�ti,omap3-interface-clock}Oy �V�gpt1_ick@c10�ti,omap3-interface-clock}Oy �V�per_96m_fck�fixed-factor-clock}*V per_48m_fck�fixed-factor-clock}1VPuart3_fck@1000�ti,wait-gate-clock}Py� V�gpt2_gate_fck@1000�ti,composite-gate-clock}�yVQgpt2_mux_fck@1040�ti,composite-mux-clock}Ay@VRgpt2_fck�ti,composite-clock}QRVgpt3_gate_fck@1000�ti,composite-gate-clock}�yVSgpt3_mux_fck@1040�ti,composite-mux-clock}A�y@VTgpt3_fck�ti,composite-clock}STgpt4_gate_fck@1000�ti,composite-gate-clock}�yVUgpt4_mux_fck@1040�ti,composite-mux-clock}A�y@VVgpt4_fck�ti,composite-clock}UVgpt5_gate_fck@1000�ti,composite-gate-clock}�yVWgpt5_mux_fck@1040�ti,composite-mux-clock}A�y@VXgpt5_fck�ti,composite-clock}WXgpt6_gate_fck@1000�ti,composite-gate-clock}�yVYgpt6_mux_fck@1040�ti,composite-mux-clock}A�y@VZgpt6_fck�ti,composite-clock}YZgpt7_gate_fck@1000�ti,composite-gate-clock}�yV[gpt7_mux_fck@1040�ti,composite-mux-clock}A�y@V\gpt7_fck�ti,composite-clock}[\gpt8_gate_fck@1000�ti,composite-gate-clock}� yV]gpt8_mux_fck@1040�ti,composite-mux-clock}A�y@V^gpt8_fck�ti,composite-clock}]^gpt9_gate_fck@1000�ti,composite-gate-clock}� yV_gpt9_mux_fck@1040�ti,composite-mux-clock}A�y@V`gpt9_fck�ti,composite-clock}_`per_32k_alwon_fck�fixed-factor-clock}AVagpio6_dbck@1000�ti,gate-clock}ay�V�gpio5_dbck@1000�ti,gate-clock}ay�V�gpio4_dbck@1000�ti,gate-clock}ay�V�gpio3_dbck@1000�ti,gate-clock}ay�V�gpio2_dbck@1000�ti,gate-clock}ay� V�wdt3_fck@1000�ti,wait-gate-clock}ay� V�per_l4_ick�fixed-factor-clock}@Vbgpio6_ick@1010�ti,omap3-interface-clock}by�V�gpio5_ick@1010�ti,omap3-interface-clock}by�V�gpio4_ick@1010�ti,omap3-interface-clock}by�V�gpio3_ick@1010�ti,omap3-interface-clock}by�V�gpio2_ick@1010�ti,omap3-interface-clock}by� V�wdt3_ick@1010�ti,omap3-interface-clock}by� V�uart3_ick@1010�ti,omap3-interface-clock}by� V�uart4_ick@1010�ti,omap3-interface-clock}by�V�gpt9_ick@1010�ti,omap3-interface-clock}by� V�gpt8_ick@1010�ti,omap3-interface-clock}by� V�gpt7_ick@1010�ti,omap3-interface-clock}by�V�gpt6_ick@1010�ti,omap3-interface-clock}by�V�gpt5_ick@1010�ti,omap3-interface-clock}by�V�gpt4_ick@1010�ti,omap3-interface-clock}by�V�gpt3_ick@1010�ti,omap3-interface-clock}by�V�gpt2_ick@1010�ti,omap3-interface-clock}by�V�mcbsp2_ick@1010�ti,omap3-interface-clock}by�V�mcbsp3_ick@1010�ti,omap3-interface-clock}by�V�mcbsp4_ick@1010�ti,omap3-interface-clock}by�V�mcbsp2_gate_fck@1000�ti,composite-gate-clock}�yV mcbsp3_gate_fck@1000�ti,composite-gate-clock}�yVmcbsp4_gate_fck@1000�ti,composite-gate-clock}�yVemu_src_mux_ck@1140� ti,mux-clock}cdey@Vfemu_src_ck�ti,clkdm-gate-clock}fVgpclk_fck@1140�ti,divider-clock}g��y@�pclkx2_fck@1140�ti,divider-clock}g��y@�atclk_fck@1140�ti,divider-clock}g��y@�traceclk_src_fck@1140� ti,mux-clock}cde�y@Vhtraceclk_fck@1140�ti,divider-clock}h� �y@�secure_32k_fck� fixed-clock��Vigpt12_fck�fixed-factor-clock}iVwdt1_fck�fixed-factor-clock}isecurity_l4_ick2�fixed-factor-clock}@Vjaes1_ick@a14�ti,omap3-interface-clock}j�y rng_ick@a14�ti,omap3-interface-clock}jy �V�sha11_ick@a14�ti,omap3-interface-clock}jy �des1_ick@a14�ti,omap3-interface-clock}jy �cam_mclk@f00�ti,gate-clock}k�yYcam_ick@f10�!ti,omap3-no-wait-interface-clock}@y�V�csi2_96m_fck@f00�ti,gate-clock}y�V�security_l3_ick�fixed-factor-clock}?Vlpka_ick@a14�ti,omap3-interface-clock}ly �icr_ick@a10�ti,omap3-interface-clock}Ky �des2_ick@a10�ti,omap3-interface-clock}Ky �mspro_ick@a10�ti,omap3-interface-clock}Ky �mailboxes_ick@a10�ti,omap3-interface-clock}Ky �ssi_l4_ick�fixed-factor-clock}@Vssr1_fck@c00�ti,wait-gate-clock}y �Vsr2_fck@c00�ti,wait-gate-clock}y �Vsr_l4_ick�fixed-factor-clock}@dpll2_fck@40�ti,divider-clock}'��y@�Vmdpll2_ck@4�ti,omap3-dpll-clock}my$@4���Vndpll2_m2_ck@44�ti,divider-clock}n�yD�Voiva2_ck@0�ti,wait-gate-clock}oy�V�modem_fck@a00�ti,omap3-interface-clock}y �V�sad2d_ick@a10�ti,omap3-interface-clock}?y �V�mad2d_ick@a18�ti,omap3-interface-clock}?y �V�mspro_fck@a00�ti,wait-gate-clock}y �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock} �y Vpssi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock} �y @$�Vqssi_ssr_fck_3430es2�ti,composite-clock}pqVrssi_sst_fck_3430es2�fixed-factor-clock}rV hsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock}Jy �V�ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock}sy �V usim_gate_fck@c00�ti,composite-gate-clock}F� y V~sys_d2_ck�fixed-factor-clock}Vuomap_96m_d2_fck�fixed-factor-clock}FVvomap_96m_d4_fck�fixed-factor-clock}FVwomap_96m_d8_fck�fixed-factor-clock}FVxomap_96m_d10_fck�fixed-factor-clock}F Vydpll5_m2_d4_ck�fixed-factor-clock}tVzdpll5_m2_d8_ck�fixed-factor-clock}tV{dpll5_m2_d16_ck�fixed-factor-clock}tV|dpll5_m2_d20_ck�fixed-factor-clock}tV}usim_mux_fck@c40�ti,composite-mux-clock(}uvwxyz{|}�y @�Vusim_fck�ti,composite-clock}~usim_ick@c10�ti,omap3-interface-clock}Oy � V�dpll5_ck@d04�ti,omap3-dpll-clock}y  $ L 4��V�dpll5_m2_ck@d50�ti,divider-clock}��y P�Vtsgx_gate_fck@b00�ti,composite-gate-clock}'�y V�core_d3_ck�fixed-factor-clock}'V�core_d4_ck�fixed-factor-clock}'V�core_d6_ck�fixed-factor-clock}'V�omap_192m_alwon_fck�fixed-factor-clock}#V�core_d2_ck�fixed-factor-clock}'V�sgx_mux_fck@b40�ti,composite-mux-clock }���+����y @V�sgx_fck�ti,composite-clock}��Vsgx_ick@b10�ti,wait-gate-clock}?y �V�cpefuse_fck@a08�ti,gate-clock}y �V�ts_fck@a08�ti,gate-clock}Ay �V�usbtll_fck@a08�ti,wait-gate-clock}ty �V�usbtll_ick@a18�ti,omap3-interface-clock}Ky �V�mmchs3_ick@a10�ti,omap3-interface-clock}Ky �V�mmchs3_fck@a00�ti,wait-gate-clock}y �V�dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock}��yYV�dss_ick_3430es2@e10�ti,omap3-dss-interface-clock}@y�V�usbhost_120m_fck@1400�ti,gate-clock}ty�V�usbhost_48m_fck@1400�ti,dss-gate-clock}1y�V�usbhost_ick@1410�ti,omap3-dss-interface-clock}@y�V�clockdomainscore_l3_clkdmti,clockdomain}��dpll3_clkdmti,clockdomain}dpll1_clkdmti,clockdomain}per_clkdmti,clockdomainh}��������������������������emu_clkdmti,clockdomain}gdpll4_clkdmti,clockdomain}wkup_clkdmti,clockdomain$}���������dss_clkdmti,clockdomain}�����core_l4_clkdmti,clockdomain�}�������������������������������������cam_clkdmti,clockdomain}��iva2_clkdmti,clockdomain}�dpll2_clkdmti,clockdomain}nd2d_clkdmti,clockdomain }���dpll5_clkdmti,clockdomain}�sgx_clkdmti,clockdomain}�usbhost_clkdmti,clockdomain }���target-module@48320000ti,sysc-omap2ti,syscyH2H2 �revsysc�}N��fckick+ �H2counter@0ti,omap-counter32ky interrupt-controller@48200000ti,omap3-intc��yH Vtarget-module@48056000ti,sysc-omap2ti,syscyH`H`,H`(�revsyscsyss�# � ��}J�ick+ �H`dma-controller@0ti,omap3430-sdmati,omap-sdmay� � `Vgpio@48310000ti,omap3-gpioyH1��gpio1!3C��Vgpio@49050000ti,omap3-gpioyI��gpio23C��Vgpio@49052000ti,omap3-gpioyI ��gpio33C��gpio@49054000ti,omap3-gpioyI@� �gpio43C��V�gpio@49056000ti,omap3-gpioyI`�!�gpio53C��V�gpio@49058000ti,omap3-gpioyI��"�gpio63C��Vserial@4806a000ti,omap3-uartyH� OH�12�txrx�uart1��lserial@4806c000ti,omap3-uartyH�OI�34�txrx�uart2��l>defaultL�serial@49020000ti,omap3-uartyIOJ�n�56�txrx�uart3��l>defaultL�i2c@48070000 ti,omap3-i2cyH��8��txrx+�i2c1>defaultL��'�@twl@48yH�  ti,twl4030��>defaultL��audioti,twl4030-audiocodecrtcti,twl4030-rtc� bciti,twl4030-bci� c�q� }vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0�V�regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5V�regulator-vusb1v8ti,twl4030-vusb1v8V�regulator-vusb3v1ti,twl4030-vusb3v1V�regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@�regulator-vsimti,twl4030-vsim�w@�-��gpioti,twl4030-gpio3C���twl4030-usbti,twl4030-usb� ��������V pwmti,twl4030-pwm�pwmledti,twl4030-pwmled�Vpwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad��madcti,twl4030-madc�V�i2c@48072000 ti,omap3-i2cyH ��9��txrx+�i2c2 ,disabledi2c@48060000 ti,omap3-i2cyH��=��txrx+�i2c3>defaultL����eeprom@51 atmel,24c01yQ3lis33de@1dst,lis33dest,lis3lv02dy<�G�Ugy� � � ����� (7xFxU�d&s&��mailbox@48094000ti,omap3-mailbox�mailboxyH @����dsp � �spi@48098000ti,omap2-mcspiyH ��A+�mcspi1�@�#$%&'()* �tx0rx0tx1rx1tx2rx2tx3rx3>defaultL�display@1lgphilips,lb035q02�lcd35y�� �>defaultL� �portendpoint�V ads7846@0>defaultL� ti,ads7846,�y��` �� 7�DM�V_�h�x��spi@4809a000ti,omap2-mcspiyH ��B+�mcspi2� �+,-.�tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiyH ��[+�mcspi3� ��tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiyH ��0+�mcspi4��FG�tx0rx01w@480b2000 ti,omap3-1wyH �:�hdq1wmmc@4809c000ti,omap3-hsmmcyH ��S�mmc1��=>�txrx��>defaultL����mmc@480b4000ti,omap3-hsmmcyH @�V�mmc2�/0�txrx>defaultL��������mmc@480ad000ti,omap3-hsmmcyH ��^�mmc3�MN�txrx ,disabledmmu@480bd400�ti,omap2-iommuyH ����mmu_isp�Vmmu@5d000000�ti,omap2-iommuy]���mmu_iva ,disabledwdt@48314000 ti,omap3-wdtyH1@� �wd_timer2mcbsp@48074000ti,omap3-mcbspyH@��mpu �;<  commontxrx��mcbsp1� �txrx}��fck ,disabledtarget-module@480a0000ti,sysc-omap2ti,syscyH <H @H D�revsyscsyss���}��ick+ �H rng@0 ti,omap2-rngy �4mcbsp@49022000ti,omap3-mcbspyI �I�� �mpusidetone�>? commontxrxsidetone�mcbsp2mcbsp2_sidetone�!"�txrx}��fckick,okayVmcbsp@49024000ti,omap3-mcbspyI@�I�� �mpusidetone�YZ commontxrxsidetone��mcbsp3mcbsp3_sidetone��txrx}��fckick ,disabledmcbsp@49026000ti,omap3-mcbspyI`��mpu �67  commontxrx��mcbsp4��txrx}�fck* ,disabledmcbsp@48096000ti,omap3-mcbspyH `��mpu �QR  commontxrx��mcbsp5��txrx}�fck ,disabledsham@480c3000ti,omap3-sham�shamyH 0d�1�E�rxtarget-module@48318000ti,sysc-omap2-timerti,syscyH1�H1�H1��revsyscsyss�' ��}��fckick+ �H1�;Otimer@0ti,omap3430-timery�}�fck�%ZiyAtarget-module@49032000ti,sysc-omap2-timerti,syscyI I I �revsyscsyss�' ��}��fckick+ �I timer@0ti,omap3430-timery�&timer@49034000ti,omap3430-timeryI@�'�timer3timer@49036000ti,omap3430-timeryI`�(�timer4timer@49038000ti,omap3430-timeryI��)�timer5�timer@4903a000ti,omap3430-timeryI��*�timer6�timer@4903c000ti,omap3430-timeryI��+�timer7�timer@4903e000ti,omap3430-timeryI��,�timer8��timer@49040000ti,omap3430-timeryI�-�timer9�timer@48086000ti,omap3430-timeryH`�.�timer10�timer@48088000ti,omap3430-timeryH��/�timer11�target-module@48304000ti,sysc-omap2-timerti,syscyH0@H0@H0@�revsyscsyss�' ��}��fckick+ �H0@timer@0ti,omap3430-timery�_Z�usbhstll@48062000 ti,usbhs-tllyH �N �usb_tll_hsusbhshost@48064000ti,usbhs-hostyH@ �usb_host_hs+� �ehci-phy ,disabledohci@48064400ti,ohci-omap3yHD�L�ehci@48064800 ti,ehci-omapyHH�M�gpmc@6e000000ti,omap3430-gpmc�gpmcyn����rxtx��+��3C0�0+,Vnand@0,0ti,omap2-nandmicron,mt29c4g96maz y �0bch8@Q_,q,��"�,�(�6�@�R�R ( +partition@0�SPLypartition@80000�U-Bootypartition@1c0000 �Environmenty$partition@280000�Kernely(�partition@780000 �Filesystemy�usb_otg_hs@480ab000ti,omap3-musbyH ��\] mcdma �usb_otg_hs 1 < D  M \ �  dusb2-phy� n2dss@48050000 ti,omap3-dssyH,ok �dss_core}��fck+�>defaultL dispc@48050400ti,omap3-dispcyH� �dss_dispc}��fckencoder@4804fc00 ti,omap3-dsiyH�H�@H� �protophypll� ,disabled �dss_dsi1}�� �fcksys_clkencoder@48050800ti,omap3-rfbiyH ,disabled �dss_rfbi}���fckickencoder@48050c00ti,omap3-vencyH  ,disabled �dss_venc}��fckportendpoint  tV�ssi-controller@48058000 ti,omap3-ssi�ssi,okyH�H��sysgdd�G gdd_mpu+� }r   �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portyH�H��txrx�CDssi-port@4805b000ti,omap3-ssi-portyH�H��txrx�EFpinmux@480025d8 ti,omap3-padconfpinctrl-singleyH%�$+���!�>defaultLpinmux_hsusb2_2_pins0^   " Vpinmux_w3cbw003c_2_pins^Visp@480bc000 ti,omap3-ispyH ��H �|� rl ��ports+bandgap@48002524yH%$ti,omap34xx-bandgap �Vtarget-module@480cb000ti,sysc-omap3430-srti,sysc�smartreflex_coreyH �$�sysc�}�fck+ �H �smartreflex@0ti,omap3-smartreflex-corey�target-module@480c9000ti,sysc-omap3430-srti,sysc�smartreflex_mpu_ivayH �$�sysc�}�fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivay�target-module@50000000ti,sysc-omap2ti,syscyP�rev}��fckick+ �P@opp-tableoperating-points-v2-ti-cpurVopp1-125000000 �sY@ ������� �����opp2-250000000 �沀 �g8g8g8 ����� �opp3-500000000 ��e �O�O�O� �����opp4-550000000 � �U� �txtxtx �����opp5-600000000 �#�F ��p�p�p �����opp6-720000000 �*�T ��p�p�p ����� �thermal-zonescpu_thermal �� �� N  memory@0mmemoryypwmleds pwm-ledsovero�overo:blue:COM &w5� + :mmc0soundti,omap-twl4030 Povero Yhsusb2_power_regregulator-fixed yhsusb2_vbus�LK@�LK@ ? bp sVhsusb2_phyusb-nop-xceiv �,�Vregulator-w3cbw003c-npoweronregulator-fixedyregulator-w3cbw003c-npoweron�2Z��2Z� ? sV�regulator-w3cbw003c-wifi-nreset>defaultLregulator-fixed yregulator-w3cbw003c-wifi-nreset�2Z��2Z� ? b'V�lis33-3v3-regregulator-fixedylis33-3v3-reg�2Z��2Z�V�lis33-1v8-regregulator-fixedylis33-1v8-reg�w@�w@V�ads7846-regregulator-fixed yads7846-reg�2Z��2Z�V�backlightgpio-backlight>defaultL � �leds gpio-leds>defaultLgpio148�overo:red:gpio148 �gpio150�overo:yellow:gpio150 �gpio151�overo:blue:gpio151 �gpio170�overo:green:gpio170  gpio_keys gpio-keys+>defaultLbutton0�button0 �  � compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2interruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersreg-namesti,sysc-sidleti,sysc-maskti,sysc-midleti,syss-mask#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-cslabelspi-max-frequencyspi-cpolspi-cphaenable-gpiosremote-endpointvcc-supplypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxwakeup-sourceti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorspwmsmax-brightnesslinux,default-triggerti,modelti,mcbspstartup-delay-usenable-active-highreset-gpiosdefault-onlinux,code