Ð þí88-\( ¦-$Hgumstix,omap4-duovero-parlorgumstix,omap4-duoveroti,omap4430ti,omap4 +#7OMAP4430 Gumstix Duovero on ParlorchosenB=/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0aliases?I/ocp/interconnect@48000000/segment@0/target-module@70000/i2c@0?N/ocp/interconnect@48000000/segment@0/target-module@72000/i2c@0?S/ocp/interconnect@48000000/segment@0/target-module@60000/i2c@0EX/ocp/interconnect@48000000/segment@200000/target-module@150000/i2c@0B]/ocp/interconnect@48000000/segment@0/target-module@6a000/serial@0Be/ocp/interconnect@48000000/segment@0/target-module@6c000/serial@0Bm/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0Bu/ocp/interconnect@48000000/segment@0/target-module@6e000/serial@0 }/connectorcpus+cpu@0arm,cortex-a9†cpu’£§®cpuº“à È“à£è 'ÀO€ 5èa€ûÙè‰cpu@1arm,cortex-a9†cpu’£pmuarm,cortex-a9-pmuðdebugssinterrupt-controller@48241000arm,cortex-a9-gicú£H$H$ èl2-cache-controller@48242000arm,pl310-cache£H$  .èlocal-timer@48240600arm,cortex-a9-twd-timer§£H$  :  interrupt-controller@48281000ti,omap4-wugen-mpuú£H( èsocti,omap-inframpu ti,omap4-mpuðmpuEdsp ti,omap3-c64ðdspiva ti,ivahdðivaocpti,omap4-l3-nocsimple-bus+Jðl3_main_1l3_main_2l3_main_3£DD€ E:  interconnect@4a300000ti,omap4-l4-wkupsimple-bus£J0J0J0 Qaplaia0+$JJ0J1J2segment@0 simple-bus+„J`` €€  °°@@PPÀÀÐÐtarget-module@4000ti,sysc-omap2ti,sysc ðcounter_32k£@@ Qrevsysc[ §0®fck+ J@counter@0ti,omap-counter32k£ target-module@6000ti,sysc-omap4ti,sysc£`Qrev+ J` prm@0ti,omap4-prmsimple-bus£  : + J clocks+sys_clkin_ck@110i ti,mux-clock§ £vèabe_dpll_bypass_clk_mux_ck@108i ti,mux-clock§£è3abe_dpll_refclk_mux_ck@10ci ti,mux-clock§£ è2dbgclk_mux_ckifixed-factor-clock§š¥l4_wkup_clk_mux_ck@108i ti,mux-clock§£syc_clk_div_ck@100iti,divider-clock§£¯usim_ck@1858iti,divider-clock§£Xºèusim_fclk@1858iti,gate-clock§£Xtrace_clk_div_ckiti,clkdm-gate-clock §èbandgap_fclk@1888iti,gate-clock§£ˆclockdomainsemu_sys_clkdmti,clockdomain§l4_wkup_cm@1800 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ \ièemu_sys_cm@1a00 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ ièprm@400#ti,omap4-prm-instti,omap-prm-inst£Æprm@700#ti,omap4-prm-instti,omap-prm-inst£Æprm@f00#ti,omap4-prm-instti,omap-prm-inst£Æprm@1b00#ti,omap4-prm-instti,omap-prm-inst£@Ætarget-module@a000ti,sysc-omap4ti,sysc£ Qrev+ J scrm@0ti,omap4-scrm£ clocks+auxclk0_src_gate_ck@310i ti,composite-no-wait-gate-clock§£èauxclk0_src_mux_ck@310iti,composite-mux-clock §£èauxclk0_src_ckiti,composite-clock§èauxclk0_ck@310iti,divider-clock§¯£è*auxclk1_src_gate_ck@314i ti,composite-no-wait-gate-clock§£èauxclk1_src_mux_ck@314iti,composite-mux-clock §£èauxclk1_src_ckiti,composite-clock§èauxclk1_ck@314iti,divider-clock§¯£è+auxclk2_src_gate_ck@318i ti,composite-no-wait-gate-clock§£èauxclk2_src_mux_ck@318iti,composite-mux-clock §£èauxclk2_src_ckiti,composite-clock§è auxclk2_ck@318iti,divider-clock§ ¯£è,auxclk3_src_gate_ck@31ci ti,composite-no-wait-gate-clock§£è!auxclk3_src_mux_ck@31citi,composite-mux-clock §£è"auxclk3_src_ckiti,composite-clock§!"è#auxclk3_ck@31citi,divider-clock§#¯£è-auxclk4_src_gate_ck@320i ti,composite-no-wait-gate-clock§£ è$auxclk4_src_mux_ck@320iti,composite-mux-clock §£ è%auxclk4_src_ckiti,composite-clock§$%è&auxclk4_ck@320iti,divider-clock§&¯£ è.auxclk5_src_gate_ck@324i ti,composite-no-wait-gate-clock§£$è'auxclk5_src_mux_ck@324iti,composite-mux-clock §£$è(auxclk5_src_ckiti,composite-clock§'(è)auxclk5_ck@324iti,divider-clock§)¯£$è/auxclkreq0_ck@210i ti,mux-clock§*+,-./£auxclkreq1_ck@214i ti,mux-clock§*+,-./£auxclkreq2_ck@218i ti,mux-clock§*+,-./£auxclkreq3_ck@21ci ti,mux-clock§*+,-./£auxclkreq4_ck@220i ti,mux-clock§*+,-./£ auxclkreq5_ck@224i ti,mux-clock§*+,-./£$clockdomainstarget-module@c000ti,sysc-omap4ti,syscðctrl_module_wkup£ÀÀ Qrevsysc[+ JÀscm@c000ti,omap4-scm-wkup£Àsegment@10000 simple-bus+xJ@@PP€€ÀÀÐÐààððtarget-module@0ti,sysc-omap2ti,sysc£QrevsyscsyssÓ[ৠ®fckdbclk+ Jgpio@0ti,omap4-gpio£ :íÿútarget-module@4000ti,sysc-omap2ti,sysc£@@@QrevsyscsyssÓ"[à §®fck+ J@wdt@0ti,omap4-wdtti,omap3-wdt£€ :Ptarget-module@8000ti,sysc-omap2-timerti,syscðtimer1£€€€QrevsyscsyssÓ' [à § ®fck+ J€timer@0ti,omap3430-timer£€ § ®fck :%target-module@c000ti,sysc-omap2ti,syscðkbd£ÀÀÀQrevsyscsyssÓ' [à §X®fck+ JÀkeypad@0ti,omap4-keypad£€ :xQmputarget-module@e000ti,sysc-omap4ti,syscðctrl_module_pad_wkup£àà Qrevsysc[+ Jàpinmux@40 ti,omap4-padconfpinctrl-single£@8+*ú9Wÿpinmux_twl6030_wkup_pinstèosegment@20000 simple-bus+„J``    00@@PPpp€€target-module@0ti,sysc ˆdisabled+ Jtarget-module@2000ti,sysc ˆdisabled+ J target-module@4000ti,sysc ˆdisabled+ J@target-module@6000ti,sysc ˆdisabled+0J`p €0interconnect@4a000000ti,omap4-l4-cfgsimple-bus£JJJ Qaplaia0+TJJJJJ J (J(0J0segment@0 simple-bus+üJ 00@@PP``ppÀÀ€€@  00€€   ``ppàà @@PPtarget-module@2000ti,sysc-omap4ti,syscðctrl_module_core£   Qrevsysc[+ J scm@0ti,omap4-scm-coresimple-bus£+ Jscm_conf@0syscon£+control-phy@300ti,control-phy-usb2£Qpowerè`control-phy@33cti,control-phy-otghs£<Qotghs_controlè_target-module@4000ti,sysc-omap4ti,sysc£@Qrev+ J@cm1@0ti,omap4-cm1simple-bus£ + J clocks+extalt_clkin_cki fixed-clock„DÀpad_clks_src_cki fixed-clock·è0pad_clks_ck@108iti,gate-clock§0£pad_slimbus_core_clks_cki fixed-clock·secure_32k_clk_src_cki fixed-clock€slimbus_src_clki fixed-clock·è1slimbus_clk@108iti,gate-clock§1 £sys_32k_cki fixed-clock€èvirt_12000000_cki fixed-clock·èvirt_13000000_cki fixed-clockÆ]@è virt_16800000_cki fixed-clockYè virt_19200000_cki fixed-clock$øè virt_26000000_cki fixed-clockŒº€è virt_27000000_cki fixed-clock›üÀè virt_38400000_cki fixed-clockIðètie_low_clock_cki fixed-clockutmi_phy_clkout_cki fixed-clock“‡xclk60mhsp1_cki fixed-clock“‡èZxclk60mhsp2_cki fixed-clock“‡è[xclk60motg_cki fixed-clock“‡dpll_abe_ck@1e0iti,omap4-dpll-m4xen-clock§23£àäìèè4dpll_abe_x2_ck@1f0iti,omap4-dpll-x2-clock§4£ðè5dpll_abe_m2x2_ck@1f0iti,divider-clock§5¯Ÿ£ðv±è6abe_24m_fclkifixed-factor-clock§6š¥abe_clk@108iti,divider-clock§6¯£Èdpll_abe_m3x2_ck@1f4iti,divider-clock§5¯Ÿ£ôv±è7core_hsd_byp_clk_mux_ck@12ci ti,mux-clock§7£,è8dpll_core_ck@120iti,omap4-dpll-core-clock§8£ $,(è9dpll_core_x2_ckiti,omap4-dpll-x2-clock§9è:dpll_core_m6x2_ck@140iti,divider-clock§:¯Ÿ£@v±dpll_core_m2_ck@130iti,divider-clock§9¯Ÿ£0v±è;ddrphy_ckifixed-factor-clock§;š¥dpll_core_m5x2_ck@13citi,divider-clock§:¯Ÿ£<v±è<div_core_ck@100iti,divider-clock§<£¯èGdiv_iva_hs_clk@1dciti,divider-clock§<¯£ÜÈè@div_mpu_hs_clk@19citi,divider-clock§<¯£œÈèFdpll_core_m4x2_ck@138iti,divider-clock§:¯Ÿ£8v±è=dll_clk_div_ckifixed-factor-clock§=š¥dpll_abe_m2_ck@1f0iti,divider-clock§4¯£ðvèJdpll_core_m3x2_gate_ck@134i ti,composite-no-wait-gate-clock§:£4è>dpll_core_m3x2_div_ck@134iti,composite-divider-clock§:¯£4vè?dpll_core_m3x2_ckiti,composite-clock§>?èdpll_core_m7x2_ck@144iti,divider-clock§:¯Ÿ£Dv±iva_hsd_byp_clk_mux_ck@1aci ti,mux-clock§@£¬èAdpll_iva_ck@1a0iti,omap4-dpll-clock§A£ ¤¬¨ÞBî7€üèBdpll_iva_x2_ckiti,omap4-dpll-x2-clock§BèCdpll_iva_m4x2_ck@1b8iti,divider-clock§C¯Ÿ£¸v±ÞDîÀ~èDdpll_iva_m5x2_ck@1bciti,divider-clock§C¯Ÿ£¼v±ÞEîÜ] èEdpll_mpu_ck@160iti,omap4-dpll-clock§F£`dlhèdpll_mpu_m2_ck@170iti,divider-clock§¯Ÿ£pv±per_hs_clk_div_ckifixed-factor-clock§7š¥èKusb_hs_clk_div_ckifixed-factor-clock§7š¥èQl3_div_ck@100iti,divider-clock§G¯£èHl4_div_ck@100iti,divider-clock§H¯£lp_clk_div_ckifixed-factor-clock§6š¥èmpu_periphclkifixed-factor-clock§š¥èocp_abe_iclk@528iti,divider-clock §I£(ºper_abe_24m_fclkifixed-factor-clock§Jš¥dummy_cki fixed-clockclockdomainsmpuss_cm@300 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ itesla_cm@400 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ iè]abe_cm@500 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ lièItarget-module@8000ti,sysc-omap4ti,sysc£€Qrev+ J€ cm2@0ti,omap4-cm2simple-bus£ + J clocks+per_hsd_byp_clk_mux_ck@14ci ti,mux-clock§K£LèLdpll_per_ck@140iti,omap4-dpll-clock§L£@DLHèMdpll_per_m2_ck@150iti,divider-clock§M¯£PvèUdpll_per_x2_ck@150iti,omap4-dpll-x2-clock§M£PèNdpll_per_m2x2_ck@150iti,divider-clock§N¯Ÿ£Pv±èTdpll_per_m3x2_gate_ck@154i ti,composite-no-wait-gate-clock§N£TèOdpll_per_m3x2_div_ck@154iti,composite-divider-clock§N¯£TvèPdpll_per_m3x2_ckiti,composite-clock§OPèdpll_per_m4x2_ck@158iti,divider-clock§N¯Ÿ£Xv±èdpll_per_m5x2_ck@15citi,divider-clock§N¯Ÿ£\v±dpll_per_m6x2_ck@160iti,divider-clock§N¯Ÿ£`v±èSdpll_per_m7x2_ck@164iti,divider-clock§N¯Ÿ£dv±dpll_usb_ck@180iti,omap4-dpll-j-type-clock§Q£€„ŒˆèRdpll_usb_clkdcoldo_ck@1b4iti,fixed-factor-clock§RŸ£´±dpll_usb_m2_ck@190iti,divider-clock§R¯Ÿ£v±èVducati_clk_mux_ck@100i ti,mux-clock§GS£func_12m_fclkifixed-factor-clock§Tš¥func_24m_clkifixed-factor-clock§Uš¥func_24mc_fclkifixed-factor-clock§Tš¥func_48m_fclk@108iti,divider-clock§T£ºfunc_48mc_fclkifixed-factor-clock§Tš¥func_64m_fclk@108iti,divider-clock§£ºfunc_96m_fclk@108iti,divider-clock§T£ºinit_60m_fclk@104iti,divider-clock§V£ºèYper_abe_nc_fclk@108iti,divider-clock§J£¯sha2md5_fck@15c8iti,gate-clock§H£Èusb_phy_cm_clk32k@640iti,gate-clock§£@èaclockdomainsl3_init_clkdmti,clockdomain§Rl4_ao_cm@600 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ iècl3_1_cm@700 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ il3_2_cm@800 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ iducati_cm@900 ti,omap4-cm£ + J clk@20 ti,clkctrl£ il3_dma_cm@a00 ti,omap4-cm£ + J clk@20 ti,clkctrl£ ièWl3_emif_cm@b00 ti,omap4-cm£ + J clk@20 ti,clkctrl£ id2d_cm@c00 ti,omap4-cm£ + J clk@20 ti,clkctrl£ ièbl4_cfg_cm@d00 ti,omap4-cm£ + J clk@20 ti,clkctrl£ ièdl3_instr_cm@e00 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ $iivahd_cm@f00 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ iiss_cm@1000 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ ièil3_dss_cm@1100 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ ièƒl3_gfx_cm@1200 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ iè‚l3_init_cm@1300 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ ÄièXl4_per_cm@1400 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ Dièjtarget-module@56000ti,sysc-omap2ti,sysc ðdma_system£``,`(QrevsyscsyssÓ#  [à §W®fck+ J`dma-controller@0ti,omap4430-sdma£0:  ,7 Dèutarget-module@58000ti,sysc-omap2ti,syscðhsi£€€€QrevsyscsyssÓ#[à §X®fck+ J€Phsi@0 ti,omap4-hsi£@PQsysgdd §X®hsi_fck :GQgdd_mpu+ J@hsi-port@2000ti,omap4-hsi-port£ (Qtxrx :Chsi-port@3000ti,omap4-hsi-port£08Qtxrx :Dtarget-module@5e000ti,sysc ˆdisabled+ Jà target-module@62000ti,sysc-omap2ti,sysc ðusb_tll_hs£   QrevsyscsyssÓ [ §XH®fck+ J usbhstll@0 ti,usbhs-tll£ :Ntarget-module@64000ti,sysc-omap4ti,sysc ðusb_host_hs£@@@QrevsyscsyssÓ[ §X8®fck+ J@usbhshost@0ti,usbhs-host£+ J §YZ[3®refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 aehci-phyohci@800ti,ohci-omap3£ :Llehci@c00 ti,ehci-omap£  :M„\target-module@66000ti,sysc-omap2ti,syscðmmu_dsp£```QrevsyscsyssÓ [ §]®fck+ J` ˆdisabledsegment@80000 simple-bus+J    ° °À ÀÐ Ðà à@@PP``pp` `p pÐ Ðà à    ° °À ÀÐ Ðà àtarget-module@29000ti,sysc ˆdisabled+ Jtarget-module@2b000ti,sysc-omap2ti,sysc£´´´QrevsyscsyssÓ [à §X@®fck+ J°usb_otg_hs@0ti,omap4-musb£ÿ:\]Qmcdma‰^„^ ‘usb2-phy›¦® ·_ÃgÒ2target-module@2d000ti,sysc-omap2ti,syscðocp2scp_usb_phy£ÐÐÐQrevsyscsyssÓ [à §XÀ®fck+ JÐocp2scp@0ti,omap-ocp2scp£+ Jusb2phy@80 ti,omap-usb2£€X·`§a®wkupclkØè^target-module@36000ti,sysc-omap2ti,sysc£```QrevsyscsyssÓ[à §b®fck+ J`target-module@4d000ti,sysc-omap2ti,sysc£ÐÐÐQrevsyscsyssÓ[à §b®fck+ JÐtarget-module@59000ti,sysc-omap4-srti,syscðsmartreflex_mpu£8QsyscÓ[ §c®fck+ Jsmartreflex@0ti,omap4-smartreflex-mpu£€ :target-module@5b000ti,sysc-omap4-srti,syscðsmartreflex_iva£°8QsyscÓ[ §c®fck+ J°smartreflex@0ti,omap4-smartreflex-iva£€ :ftarget-module@5d000ti,sysc-omap4-srti,syscðsmartreflex_core£Ð8QsyscÓ[ §c®fck+ JÐsmartreflex@0ti,omap4-smartreflex-core£€ :target-module@60000ti,sysc ˆdisabled+ Jtarget-module@74000ti,sysc-omap4ti,sysc£@@ QrevsyscÓ [ §d®fck+ J@mailbox@0ti,omap4-mailbox£ :ãïmbox_ipu  mbox_dsp  target-module@76000ti,sysc-omap2ti,sysc ðspinlock£```QrevsyscsyssÓ [à §d®fck+ J`spinlock@0ti,omap4-hwspinlock£)segment@100000 simple-bus+`J  00€€  °°target-module@0ti,sysc-omap4ti,syscðctrl_module_pad_core£ Qrevsysc[+ Jpinmux@40 ti,omap4-padconfpinctrl-single£@–+*ú9Wÿ7default Eefgèkpinmux_mcpdm_pins(tÆÈÊÌÎè}pinmux_twl6040_pinst&`pinmux_mcbsp1_pins t¾ÀÂÄè|pinmux_hsusbb1_pins`t‚ „† ˆ Š Œ Ž  ’ ” – ˜ pinmux_hsusb1phy_pinstLè‹pinmux_w2cbw0015_pinst&:èŒpinmux_i2c1_pinstâäèmpinmux_i2c4_pinstîðè{pinmux_mmc1_pins0t¢¤¦¨ª¬èwpinmux_mmc5_pins0t  èypinmux_twl6030_pinst^Aènpinmux_led_pinstÖèepinmux_button_pinstÔèfpinmux_i2c2_pinstæèètpinmux_i2c3_pinstêìèlpinmux_smsc_pinst(*0ègpinmux_dss_hdmi_pins tXZ\^è…omap4_padconf_global@5a0sysconsimple-bus£ p+ J pèhpbias_regulator@60ti,pbias-omap4ti,pbias-omap£`Ohpbias_mmc_omap4Vpbias_mmc_omap4ew@}-ÆÀèvtarget-module@2000ti,sysc ˆdisabled+ J target-module@8000ti,sysc ˆdisabled+ J€target-module@a000ti,sysc-omap4ti,syscðfdif£   QrevsyscÓ  [• §i®fck+ J segment@180000 simple-bus+segment@200000 simple-bus+hJà!àð!ð   ° °@ @P P` `p p ! 0!0À ÀÐ Ð!!`!`p!p@!@P!P€!€!""`"`p"p€"€" " °"°À!ÀÐ!Ðtarget-module@4000ti,sysc ˆdisabled+ J@target-module@6000ti,sysc ˆdisabled+ J`target-module@a000ti,sysc ˆdisabled+ J target-module@c000ti,sysc ˆdisabled+ JÀtarget-module@10000ti,sysc ˆdisabled+ Jtarget-module@12000ti,sysc ˆdisabled+ J target-module@14000ti,sysc ˆdisabled+ J@target-module@16000ti,sysc ˆdisabled+ J`target-module@18000ti,sysc ˆdisabled+ J€target-module@1c000ti,sysc ˆdisabled+ JÀtarget-module@1e000ti,sysc ˆdisabled+ Jàtarget-module@20000ti,sysc ˆdisabled+ Jtarget-module@26000ti,sysc ˆdisabled+ J`target-module@28000ti,sysc ˆdisabled+ J€target-module@2a000ti,sysc ˆdisabled+ J segment@280000 simple-bus+segment@300000 simple-bus+„J042@@2@ `2`p2p€2€23 2  À2À@target-module@0ti,sysc ˆdisabled+xJ@@@ ``pp€€   ÀÀ@interconnect@48000000ti,omap4-l4-persimple-bus0£HHHHHHQaplaia0ia1ia2ia3+JH H segment@0 simple-bus+äJ  00@@PP``ppààððPP``pp€€  °°ÀÀÐÐàà  °°ÀÀÐÐààðð  00 ` ` p p``pp€€``pp€€    € €      ° ° À À Ð Ð à à ð ð  @ @ ` ` € €@ À À Ð Ð à à  0 0 @ @ P P € €      ° °    P P ` `  0 0 P Ptarget-module@20000ti,sysc-omap2ti,sysc£PTXQrevsyscsyssÓ[à §j0®fck+ Jserial@0ti,omap4-uart£ :JÜl¦Jktarget-module@32000ti,sysc-omap2-timerti,syscðtimer2£   QrevsyscsyssÓ' [à §j®fck+ J timer@0ti,omap3430-timer£€ §j®fck :&target-module@34000ti,sysc-omap4-timerti,syscðtimer3£@@ QrevsyscÓ[ §j ®fck+ J@timer@0ti,omap4430-timer£€ §j ®fck :'target-module@36000ti,sysc-omap4-timerti,syscðtimer4£`` QrevsyscÓ[ §j(®fck+ J`timer@0ti,omap4430-timer£€ §j(®fck :(target-module@3e000ti,sysc-omap4-timerti,syscðtimer9£àà QrevsyscÓ[ §j0®fck+ Jàtimer@0ti,omap4430-timer£€ §j0®fck :-ºtarget-module@40000ti,sysc ˆdisabled+ Jtarget-module@55000ti,sysc-omap2ti,sysc£PPQQrevsyscsyssÓ[à§j@j@ ®fckdbclk+ JPgpio@0ti,omap4-gpio£ :ÿúètarget-module@57000ti,sysc-omap2ti,sysc£ppqQrevsyscsyssÓ[à§jHjH ®fckdbclk+ Jpgpio@0ti,omap4-gpio£ :ÿútarget-module@59000ti,sysc-omap2ti,sysc£‘QrevsyscsyssÓ[à§jPjP ®fckdbclk+ Jgpio@0ti,omap4-gpio£ : ÿúètarget-module@5b000ti,sysc-omap2ti,sysc£°°±QrevsyscsyssÓ[à§jXjX ®fckdbclk+ J°gpio@0ti,omap4-gpio£ :!ÿútarget-module@5d000ti,sysc-omap2ti,sysc£ÐÐÑQrevsyscsyssÓ[à§j`j` ®fckdbclk+ JÐgpio@0ti,omap4-gpio£ :"ÿúèqtarget-module@60000ti,sysc-omap2ti,sysc£QrevsyscsyssÓ[à §j®fck+ Ji2c@0 ti,omap4-i2c£ :=+7defaultEl† eeprom@51 atmel,24c01£QÇtarget-module@6a000ti,sysc-omap2ti,sysc£ P T XQrevsyscsyssÓ[à §j ®fck+ J serial@0ti,omap4-uart£ :HÜltarget-module@6c000ti,sysc-omap2ti,sysc£ÀPÀTÀXQrevsyscsyssÓ[à §j(®fck+ JÀserial@0ti,omap4-uart£ :IÜltarget-module@6e000ti,sysc-omap2ti,sysc£àPàTàXQrevsyscsyssÓ[à §j8®fck+ Jàserial@0ti,omap4-uart£ :FÜltarget-module@70000ti,sysc-omap2ti,sysc£QrevsyscsyssÓ[à §j€®fck+ Ji2c@0 ti,omap4-i2c£ :8+7defaultEm€twl@48£H : ti,twl6030ú7defaultEnortcti,twl4030-rtc: regulator-vaux1ti,twl6030-vaux1eB@}-ÆÀregulator-vaux2ti,twl6030-vaux2eO€}*¹€regulator-vaux3ti,twl6030-vaux3eB@}-ÆÀregulator-vmmcti,twl6030-vmmceO€}-ÆÀèxregulator-vppti,twl6030-vppew@}&% regulator-vusimti,twl6030-vusimeO€},@ regulator-vdacti,twl6030-vdacè„regulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxioÐregulator-vusbti,twl6030-vusbèpregulator-v1v8ti,twl6030-v1v8Ðèrregulator-v2v1ti,twl6030-v2v1Ðèsusb-comparatorti,twl6030-usb: äppwmti,twl6030-pwmïpwmledti,twl6030-pwmledïgpadcti,twl6030-gpadc:útwl@4b ti,twl6040i£K :w  qr(s4è~target-module@72000ti,sysc-omap2ti,sysc£   QrevsyscsyssÓ[à §jˆ®fck+ J i2c@0 ti,omap4-i2c£ :9+7defaultEt€target-module@76000ti,sysc-omap4ti,sysc ðslimbus2£`` QrevsyscÓ[ §j®fck+ J`target-module@78000ti,sysc-omap2ti,syscðelm£€€€QrevsyscsyssÓ [à §j8®fck+ J€elm@0ti,am3352-elm£  : ˆdisabledtarget-module@86000ti,sysc-omap2-timerti,syscðtimer10£```QrevsyscsyssÓ' [à §j®fck+ J`timer@0ti,omap3430-timer£€ §j®fck :.ºtarget-module@88000ti,sysc-omap4-timerti,syscðtimer11£€€ QrevsyscÓ[ §j®fck+ J€timer@0ti,omap4430-timer£€ §j®fck :/ºtarget-module@90000ti,sysc ˆdisabled+ J target-module@96000ti,sysc-omap2ti,sysc£ `ŒQsyscÓ [ §jÀ®fck+ J `mcbsp@0ti,omap4-mcbsp£ÿQmpu :QcommonG€Vuu [txrx ˆdisabledtarget-module@98000ti,sysc-omap4ti,sysc£ € € QrevsyscÓ[ §jЮfck+ J €spi@0ti,omap4-mcspi£ :A+e@Vu#u$u%u&u'u(u)u* [tx0rx0tx1rx1tx2rx2tx3rx3target-module@9a000ti,sysc-omap4ti,sysc£     QrevsyscÓ[ §jØ®fck+ J  spi@0ti,omap4-mcspi£ :B+e Vu+u,u-u.[tx0rx0tx1rx1target-module@9c000ti,sysc-omap4ti,sysc£ À À QrevsyscÓ[ §X®fck+ J Àmmc@0ti,omap4-hsmmc£ :Ss€Vu=u>[txrx—v7defaultEw¤x°½target-module@9e000ti,sysc ˆdisabled+ J àtarget-module@a2000ti,sysc ˆdisabled+ J target-module@a4000ti,sysc ˆdisabled+J @ Ptarget-module@a8000ti,sysc ˆdisabled+ J €@target-module@ad000ti,sysc-omap4ti,sysc£ Ð Ð QrevsyscÓ[ §j®fck+ J Ðmmc@0ti,omap4-hsmmc£ :^€VuMuN[txrx ˆdisabledtarget-module@b0000ti,sysc ˆdisabled+ J target-module@b2000ti,sysc-omap2ti,sysc£   QrevsyscsyssÓàÎ §jh®fck+ J 1w@0 ti,omap3-1w£ ::target-module@b4000ti,sysc-omap4ti,sysc£ @ @ QrevsyscÓ[ §X®fck+ J @mmc@0ti,omap4-hsmmc£ :V€Vu/u0[txrx ˆdisabledtarget-module@b8000ti,sysc-omap4ti,sysc£ € € QrevsyscÓ[ §jà®fck+ J €spi@0ti,omap4-mcspi£ :[+eVuu[tx0rx0target-module@ba000ti,sysc-omap4ti,sysc£     QrevsyscÓ[ §jè®fck+ J  spi@0ti,omap4-mcspi£ :0+eVuFuG[tx0rx0target-module@d1000ti,sysc-omap4ti,sysc£   QrevsyscÓ[ §j®fck+ J mmc@0ti,omap4-hsmmc£ :`€Vu9u:[txrx ˆdisabledtarget-module@d5000ti,sysc-omap4ti,sysc£ P P QrevsyscÓ[ §j@®fck+ J Pmmc@0ti,omap4-hsmmc£ :;€Vu;u<[txrx7defaultEy¤z°½âõsegment@200000 simple-bus+J55target-module@150000ti,sysc-omap2ti,sysc£QrevsyscsyssÓ[à §j˜®fck+ Ji2c@0 ti,omap4-i2c£ :>+7defaultE{€interconnect@40100000ti,omap4-l4-abesimple-bus£@@Qlaap+J@IIsegment@0 simple-bus+0J  00@@PP``pp€€  °°ààðð  00€€  °°ÀÀÐÐààðð      IIIII I I0I0I@I@IPIPI`I`IpIpI€I€III I I°I°IàIàIðIðIIIII I I0I0I€I€III I I°I°IÀIÀIÐIÐIàIàIðIðIIIII I I I I I I I III I target-module@22000ti,sysc-omap2ti,sysc£ ŒQsyscÓ [ §I(®fck+J I I mcbsp@0ti,omap4-mcbsp£ÿI ÿQmpudma :QcommonG€Vu!u"[txrxˆokay7defaultE|target-module@24000ti,sysc-omap2ti,sysc£@ŒQsyscÓ [ §I0®fck+J@I@I@mcbsp@0ti,omap4-mcbsp£ÿI@ÿQmpudma :QcommonG€Vuu[txrx ˆdisabledtarget-module@26000ti,sysc-omap2ti,sysc£`ŒQsyscÓ [ §I8®fck+J`I`I`mcbsp@0ti,omap4-mcbsp£ÿI`ÿQmpudma :QcommonG€Vuu[txrx ˆdisabledtarget-module@28000ti,sysc-mcaspti,sysc£€€ Qrevsysc[ §I ®fck+J€I€I€target-module@2a000ti,sysc ˆdisabled+J I I target-module@2e000ti,sysc-omap4ti,syscðdmic£àà QrevsyscÓ[ §I®fck+JàIàIàdmic@0ti,omap4-dmic£IàQmpudma :rVuC[up_link ˆdisabledtarget-module@30000ti,sysc-omap2ti,sysc£QrevsyscsyssÓ"[à §Ih®fck+JIIwdt@0ti,omap4-wdtti,omap3-wdt£€ :Ptarget-module@32000ti,sysc-omap4ti,syscðmcpdm£   QrevsyscÓ[ §I®fck+J I I ˆokay7defaultE}mcpdm@0ti,omap4-mcpdm£I Qmpudma :pVuAuB[up_linkdn_link§~®pdmclkèŠtarget-module@38000ti,sysc-omap4-timerti,syscðtimer5£€€ QrevsyscÓ[ §IH®fck+J€I€I€timer@0ti,omap4430-timer£€I€€ §IH®fck :) target-module@3a000ti,sysc-omap4-timerti,syscðtimer6£   QrevsyscÓ[ §IP®fck+J I I timer@0ti,omap4430-timer£€I € §IP®fck :* target-module@3c000ti,sysc-omap4-timerti,syscðtimer7£ÀÀ QrevsyscÓ[ §IX®fck+JÀIÀIÀtimer@0ti,omap4430-timer£€IÀ€ §IX®fck :+ target-module@3e000ti,sysc-omap4-timerti,syscðtimer8£àà QrevsyscÓ[ §I`®fck+JàIàIàtimer@0ti,omap4430-timer£€Ià€ §I`®fck :,º target-module@80000ti,sysc ˆdisabled+JIItarget-module@a0000ti,sysc ˆdisabled+J I I target-module@c0000ti,sysc ˆdisabled+J I I target-module@f1000ti,sysc-omap4ti,syscðaess£ Qrevsysc [ §I®fck+JIIsram@40304000 mmio-sram£@0@ ègpmc@50000000ti,omap4430-gpmc£P+ :Vu[rxtx$ðgpmc6§H®fckúÿJ,ethernet@gpmcsmsc,lan9221smsc,lan9115ITf€š ¨2º2ÌÛ î 2,2;2L2]2l†##·Ïæ#þ2 €.; £ÿ : QmiiZl{‹N mmu@4a066000ti,omap4-iommu£J` :ðmmu_dspœtarget-module@52000000ti,sysc-omap4ti,syscðiss£RR QrevsyscÓ[• §i®fck+ JRmmu@55082000ti,omap4-iommu£U  :dðmmu_ipuœ©target-module@4012c000ti,sysc-omap4ti,sysc ðslimbus1£@À@À QrevsyscÓ[ §I@®fck+J@ÀIÀIÀdmm@4e000000 ti,omap4-dmm£N :qðdmmemif@4c000000 ti,emif-4d£L :nðemif16¿Èßôemif@4d000000 ti,emif-4d£M :oðemif26¿Èßôaes@4b501000 ti,omap4-aesðaes1£KP  :UVuoun[txrxaes@4b701000 ti,omap4-aesðaes2£Kp  :@Vuruq[txrxdes@480a5000 ti,omap4-desðdes£H P  :RVuuut[txrxsham@4b100000ti,omap4-shamðsham£K :3Vuw[rxregulator-abb-mpu ti,abb-v2Vabb_mpu+ €§ 2 1ˆokay£J0{ÐJ0`Qbase-addressint-addressx A£èO€èû1Èregulator-abb-iva ti,abb-v2Vabb_iva+ €§ 2 1 ˆdisabled£J0{ØJ0`Qbase-addressint-addresstarget-module@56000000ti,sysc-omap4ti,sysc£VþVþ Qrevsysc[ §‚®fck+ JVdss@58000000 ti,omap4-dss£X€ˆok ðdss_core §ƒ®fck+Jdispc@58001000ti,omap4-dispc£X : ðdss_dispc §ƒ®fckencoder@58002000ti,omap4-rfbi£X  ˆdisabled ðdss_rfbi§ƒH®fckickencoder@58003000ti,omap4-venc£X0 ˆdisabled ðdss_venc §ƒ ®fckencoder@58004000 ti,omap4-dsi£X@XB@XC Qprotophypll :5 ˆdisabled ðdss_dsi1§ƒƒ  ®fcksys_clkencoder@58005000 ti,omap4-dsi£XPXR@XS Qprotophypll :T ˆdisabled ðdss_dsi2§ƒƒ  ®fcksys_clkencoder@58006000ti,omap4-hdmi £X`XbXcXdQwppllphycore :eˆok ðdss_hdmi§ƒ ƒ  ®fcksys_clkVuL [audio_tx M„7defaultE…portendpoint Y†èŽbandgap@4a002260£J"`J#,ti,omap4430-bandgap iè‡thermal-zonescpu_thermal ú •è £‡ ³N tripscpu_alert À†  ÌÐpassiveèˆcpu_crit ÀèH ÌÐ criticalcooling-mapsmap0 ׈ ܉ÿÿÿÿÿÿÿÿmemory@80000000†memory£€@soundti,abe-twl6040 ëDuoVero ôIð Š ~a Headset StereophoneHSOLHeadset StereophoneHSORHSMICHeadset MicHeadset MicHeadset Mic Biashsusb1_phyusb-nop-xceiv &Ø7defaultE‹§- ®main_clk$øè\w2cbw0015_vmmc7defaultEŒregulator-fixed Vw2cbw0015e-ÆÀ}-ÆÀ   2p4 Cèzleds gpio-ledsled0 Uduovero:blue:led0 , [heartbeatgpio_keys gpio-keys+button0 Ubutton0 q , |  Žconnectorhdmi-connector Uhdmid œportendpoint YŽè†regulator-vddvarioregulator-fixed VvddvarioÐèregulator-vdd33aregulator-fixedVvdd33aÐè€ compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2i2c3serial0serial1serial2serial3display0device_typenext-level-cacheregclocksclock-namesclock-latencyoperating-points#cooling-cellsphandleti,hwmodsinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptssramrangesreg-namesti,sysc-sidle#clock-cellsti,index-starts-at-oneti,bit-shiftclock-multclock-divti,max-divti,dividers#reset-cellsti,sysc-maskti,syss-maskti,gpio-always-ongpio-controller#gpio-cellsti,timer-alwon#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsstatusclock-frequencyti,autoidle-shiftti,invert-autoidle-bitti,index-power-of-twoassigned-clocksassigned-clock-ratesti,clock-divti,clock-multti,sysc-midle#dma-cellsdma-channelsdma-requestsinterrupt-namesport1-moderemote-wakeup-connectedphysusb-phyphy-namesmultipointnum-epsram-bitsctrl-moduleinterface-typepower#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rx#hwlock-cellspinctrl-namespinctrl-0sysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,sysc-delay-usinterrupts-extendedti,timer-pwmpagesizeregulator-always-onusb-supply#pwm-cells#io-channel-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highti,buffer-sizedmasdma-namesti,spi-num-csti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplyti,bus-widthti,non-removableti,no-reset-on-initcap-power-off-cardkeep-power-in-suspendti,timer-dspgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressphy-modegpmc,mux-add-datagpmc,sync-readgpmc,sync-writegpmc,sync-clk-ps#iommu-cellsti,iommu-bus-err-backphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdda-supplyremote-endpoint#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-deviceti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingreset-gpiosstartup-delay-usregulator-boot-onlabellinux,default-triggerlinux,codedebounce-intervalwakeup-sourcehpd-gpios